1. Article › Scientific › Not peer-reviewed
  2. The -Scheduler: a multiwavelength scheduling switch

    Lang, JP., Varvarigos, EA. & Blumenthal, DJ., 2000, In : Journal of Lightwave Technology. 18, 8, p. 1049-1063 15 p.

    Research output: Contribution to journalArticleScientific

  3. Article › Scientific › Peer-reviewed
  4. A Cache Architecture for Counting Bloom Filters: Theory and Application

    Ahmadi, M. & Wong, JSSM., 2011, In : Journal of Electrical and Computer Engineering. 2011, p. 1-10 10 p.

    Research output: Contribution to journalArticleScientificpeer-review

  5. A Compact Low-Voltage True Random Number Generator Based on Inkjet Printing Technology

    Erozan, A. T., Wang, G. Y., Bishnoi, R., Aghassi-Hagmann, J. & Tahoori, M. B., 2020, In : IEEE Transactions on Very Large Scale Integration (VLSI) Systems. 28, 6, p. 1485-1495 11 p.

    Research output: Contribution to journalArticleScientificpeer-review

  6. A Mapping Methodology of Boolean Logic Circuits on Memristor Crossbar

    Xie, L., Du Nguyen, H. A., Taouil, M., Hamdioui, S. & Bertels, K., 2018, In : IEEE Transactions on Computer - Aided Design of Integrated Circuits and Systems. 37, 2, p. 311-323 13 p.

    Research output: Contribution to journalArticleScientificpeer-review

  7. A Microarchitecture for a Superconducting Quantum Processor

    Fu, X., Rol, M. A., Bultink, C. C., van Someren, J., Khammassi, N., Ashraf, I., Vermeulen, R. F. L., De Sterke, J. C., Vlothuizen, W. J., Schouten, R. N., Almudéver, C. G., DiCarlo, L. & Bertels, K., 2018, In : IEEE Micro. 38, 3, p. 40-47 8 p.

    Research output: Contribution to journalArticleScientificpeer-review

  8. A Novel Printed-Lookup-Table-Based Programmable Printed Digital Circuit

    Weller, D. D., Erozan, A. T., Rasheed, F., Bishnoi, R., Aghassi-Hagmann, J. & Tahoori, M. B., 2020, In : IEEE Transactions on Very Large Scale Integration (VLSI) Systems. 28, 6, p. 1496-1504 9 p.

    Research output: Contribution to journalArticleScientificpeer-review

  9. A Survey and Evaluation of FPGA High-Level Synthesis Tools

    Nane, R., Sima, VM., Pilato, C., Choi, J., Fort, B., Canis, A., Chen, YT., Hsiao, H., Brown, S., Ferrandi, F., Anderson, J. & Bertels, K., 2016, In : IEEE Transactions on Computer - Aided Design of Integrated Circuits and Systems. 35, 10, p. 1591-1604 14 p.

    Research output: Contribution to journalArticleScientificpeer-review

  10. A TDM slot allocation flow based on multipath routing in NoCs

    Stefan, RA. & Goossens, KGW., 2010, In : Microprocessors and Microsystems. p. 1-9 9 p.

    Research output: Contribution to journalArticleScientificpeer-review

  11. A control microarchitecture for fault-tolerant quantum computing

    Fu, X., Lao, L., Bertels, K. & Almudever, C. G., 2019, In : Microprocessors and Microsystems. 70, p. 21-30 10 p.

    Research output: Contribution to journalArticleScientificpeer-review

  12. A defect-oriented test approach using on-Chip current sensors for resistive defects in FinFET SRAMs

    Medeiros, G. C., Bolzani Poehls, L. M., Taouil, M., Luis Vargas, F. & Hamdioui, S., 2018, In : Microelectronics Reliability. 88-90, p. 355-359 5 p.

    Research output: Contribution to journalArticleScientificpeer-review

Previous 1 2 3 4 5 6 7 8 ...160 Next

ID: 19943