1501 - 1563 out of 1,563Page size: 100
  1. Dissertation (TU Delft) › Scientific
  2. Custom Architecture for Immersive-Audio Applications

    Theodoropoulos, D., 2011, 160 p.

    Research output: ThesisDissertation (TU Delft)Scientific

  3. Customizable Memory Schemes for Data Parallel Accelerators

    Gou, C., 2011, 190 p.

    Research output: ThesisDissertation (TU Delft)Scientific

  4. Customizable register files for multidimensional SIMD architectures

    Ciobanu, CB., 2013, 135 p.

    Research output: ThesisDissertation (TU Delft)Scientific

  5. Customizing and Hardwiring On-chip Interconnects in FPGAs

    Hur, JY., 2011, Delft: Jae Young Hur. 120 p.

    Research output: ThesisDissertation (TU Delft)Scientific

  6. DRAM fault analysis and test generation

    Al-Ars, Z., 2005, s.l.: s.n.. 281 p.

    Research output: ThesisDissertation (TU Delft)Scientific

  7. Database Acceleration on FPGAs

    Fang, J., 2019, 93 p.

    Research output: ThesisDissertation (TU Delft)Scientific

  8. Dependable Network Topologies

    Joshi, P., 2019, 81 p.

    Research output: ThesisDissertation (TU Delft)Scientific

  9. Design & algorithms for packet and content inspection

    Sourdis, I., 2007, Delft: s.l.. 162 p.

    Research output: ThesisDissertation (TU Delft)Scientific

  10. Effective reverse conversion in residue number system processors

    Gbolagade, KA., 2010, Delft. 160 p.

    Research output: ThesisDissertation (TU Delft)Scientific

  11. Efficient Runtime Management of Reconfigurable Hardware Resources

    Thomas, TM., 2011, Delft: Thomas Marconi. 150 p.

    Research output: ThesisDissertation (TU Delft)Scientific

  12. Efficient execution of video applications on heterogeneous multi- and many-core processors,

    Pereira de Azevedo Filho, AP., 2011, 160 p.

    Research output: ThesisDissertation (TU Delft)Scientific

  13. Energy reduction techniques for caches and multiprocessors

    de Langen, PJ., 2009, Delft: s.n.. 140 p.

    Research output: ThesisDissertation (TU Delft)Scientific

  14. Evaluation framework for task scheduling algorithms in distributed reconfigurable systems

    Nadeem, MF., 2013, 141 p.

    Research output: ThesisDissertation (TU Delft)Scientific

  15. Field programmable gate arrays with hardwired networks on chip

    Wahlah, MA., 2012, Delft. 229 p.

    Research output: ThesisDissertation (TU Delft)Scientific

  16. Hardware Acceleration of Bioinformatics Sequence Alignment Applications,

    Hasan, L., 2011, 130 p.

    Research output: ThesisDissertation (TU Delft)Scientific

  17. Hardware algorithms for tile-based real-time rendering

    Crisu, D., 2012, Delft. 208 p.

    Research output: ThesisDissertation (TU Delft)Scientific

  18. High-level power estimation and optimization of DRAMs

    Chandrasekar, K., 2014, 144 p.

    Research output: ThesisDissertation (TU Delft)Scientific

  19. High-performance processing in networked and grid environments

    Ahmadi, M., 2010, Delft. 131 p.

    Research output: ThesisDissertation (TU Delft)Scientific

  20. Hybrid NEMS-CMOS Architectures for Ultra Low Power Smart Systems: Architectures for Ultra Low Power Smart Systems

    Enachescu, M., 12 Apr 2016, 155 p.

    Research output: ThesisDissertation (TU Delft)Scientific

  21. Improving the scalability of multicore systems with a focus on H.264 video decoding

    Meenderinck, CH., 2010, Delft. 236 p.

    Research output: ThesisDissertation (TU Delft)Scientific

  22. K-loops: Loop Transformations for Reconfigurable Architectures

    Dragomir, OS., 2011, 140 p.

    Research output: ThesisDissertation (TU Delft)Scientific

  23. Low power IC design characterization techniques under process variations

    Zandrahimi, M., 2018, 71 p.

    Research output: ThesisDissertation (TU Delft)Scientific

  24. Mechanisms for self-organizing ad hoc grids

    Abdullah, MT., 2010, Delft. 155 p.

    Research output: ThesisDissertation (TU Delft)Scientific

  25. Memristive Device for Logic Design and Computing

    Xie, L., 2018, 109 p.

    Research output: ThesisDissertation (TU Delft)Scientific

  26. Microcoded reconfigurable embedded processors

    Wong, JSSM., 2002, Delft: S. Wong. 164 p.

    Research output: ThesisDissertation (TU Delft)Scientific

  27. Moving workloads to a better place: Optimizing computer architectures for data-intensive applications

    Vermij, E., 2017, 189 p.

    Research output: ThesisDissertation (TU Delft)Scientific

  28. Multicore Architectures for Bioinformatics Applications

    Isaza Ramirez, S., 2011, Delft: S. Isaza Ramirez. 152 p.

    Research output: ThesisDissertation (TU Delft)Scientific

  29. Multimedia hardware accelerators

    Hakkennes, EA., 1999, S.l.: s.n.. 140 p.

    Research output: ThesisDissertation (TU Delft)Scientific

  30. On Leveraging Vertical Proximity in 3D Memory Hierarchies

    Lefter, M., 2018, 147 p.

    Research output: ThesisDissertation (TU Delft)Scientific

  31. Performance-oriented fault tolerance in computing systems

    Borodin, D., 2010, Delft. 138 p.

    Research output: ThesisDissertation (TU Delft)Scientific

  32. Quantitative application data flow characterization for heterogeneous multicore architectures

    Ostadzadeh, SA., 2012, Delft. 235 p.

    Research output: ThesisDissertation (TU Delft)Scientific

  33. Quantitative hardware prediction modeling for hardware/software co-design

    Meeuws, RJ., 2012, Delft. 187 p.

    Research output: ThesisDissertation (TU Delft)Scientific

  34. Quantum Control Architecture: Bridging the Gap between Quantum Software and Hardware

    Fu, X., 2018, 156 p.

    Research output: ThesisDissertation (TU Delft)Scientific

  35. Realistic Online Resource Management for Partially Reconfigurable Systems

    Lu, Y., 2011, 170 p.

    Research output: ThesisDissertation (TU Delft)Scientific

  36. Reconfigurable network processing platforms

    Kachris, C., 2007, Delft: s.l.. 143 p.

    Research output: ThesisDissertation (TU Delft)Scientific

  37. Recursive Variable Expansion a transformation for Reconfigurable Computing

    Nawaz, Z., 2011, Delft: Zubair Nawaz. 150 p.

    Research output: ThesisDissertation (TU Delft)Scientific

  38. Reliability Aware Computing Platforms Design and Lifetime Management

    Cucu Laurenciu, N., 2017, 132 p.

    Research output: ThesisDissertation (TU Delft)Scientific

  39. Reliability Modeling and Mitigation for Embedded Memories

    Agbo, I., 2018, 137 p.

    Research output: ThesisDissertation (TU Delft)Scientific

  40. Resource allocation in time-division-multiplexed networks on chip

    Stefan, RA., 2012, Delft. 222 p.

    Research output: ThesisDissertation (TU Delft)Scientific

  41. Run-time adaptable VLIW processors -- resources, performance, power consumption, and reliability trade-offs

    Anjam, F., 2013, 144 p.

    Research output: ThesisDissertation (TU Delft)Scientific

  42. Runtime Support for Heterogeneous Multi-core Systems

    Sabeghi, M., 2011, Delft: M. Sabeghi. 176 p.

    Research output: ThesisDissertation (TU Delft)Scientific

  43. Scalable Video Coding

    Choupani, R., 2017, 103 p.

    Research output: ThesisDissertation (TU Delft)Scientific

  44. Scheduling in high performance buffered crossbar switches

    Mhamdi, LL., 2007, Delft: L. Mhamdi. 166 p.

    Research output: ThesisDissertation (TU Delft)Scientific

  45. Single electron tunneling based arithmetic computation

    Lageweg, CR., 2004, s.l.: s.n.. 179 p.

    Research output: ThesisDissertation (TU Delft)Scientific

  46. Sparse matrix vector processing formats

    Stathis, PT., 2004, s.l.: s.n.. 135 p.

    Research output: ThesisDissertation (TU Delft)Scientific

  47. Suitability of tile-based rendering for low-power 3D graphics accelerators

    Antochi, I., 2007, Delft: I. Antochi. 148 p.

    Research output: ThesisDissertation (TU Delft)Scientific

  48. System-Level Design Space Exploration of Reconfigurable Architectures

    Sigdel, K., 2011, 170 p.

    Research output: ThesisDissertation (TU Delft)Scientific

  49. Targeting static and dynamic workloads with a reconfigurable VLIW processor

    Hoozemans, J., 2018, 161 p.

    Research output: ThesisDissertation (TU Delft)Scientific

  50. Task centric memory management for an on-chip multiprocessor

    Molnos, AM., 2009, Delft. 180 p.

    Research output: ThesisDissertation (TU Delft)Scientific

  51. Technology Aware Network-on-Chip Connectivity and Synchronization Design

    Ludovici, D., 2011, 150 p.

    Research output: ThesisDissertation (TU Delft)Scientific

  52. Test point insertion to improve BIST performance and to reduce ATPG test time and data volume

    Geuzebroek, MJ., 2003, Delft: Delft University Press. 204 p.

    Research output: ThesisDissertation (TU Delft)Scientific

  53. Testability and fault tolerance for emerging nanoelectronic memories

    Haron, NZB., 2012, Delft. 138 p.

    Research output: ThesisDissertation (TU Delft)Scientific

  54. Testing multi-port memories: theory and practice

    Hamdioui, S., 2001, S.l.: s.n.. 219 p.

    Research output: ThesisDissertation (TU Delft)Scientific

  55. Testing of modern semiconductors memory structures

    Gaydadjiev, GN., 2007, Delft: G. Gaydadjiev. 120 p.

    Research output: ThesisDissertation (TU Delft)Scientific

  56. The Molen Polymorphic Media Processor

    Kuzmanov, GK., 2004, s.l.: s.n.. 174 p.

    Research output: ThesisDissertation (TU Delft)Scientific

  57. The Molen compiler for reconfigurable architectures

    Panainte, E., 2007, Delft: E. Moscu-Panainte. 137 p.

    Research output: ThesisDissertation (TU Delft)Scientific

  58. The Molen compiler for reconfigurable architectures

    Panainte, E., 2007, Delft: E. Moscu-Panainte. 137 p.

    Research output: ThesisDissertation (TU Delft)Scientific

  59. The TM3270 Media-processor

    van de Waerdt, JW., 2006, 171 p.

    Research output: ThesisDissertation (TU Delft)Scientific

  60. The p-TriMedia Processor

    Sima, M., 2004, s.n.: Mihai Sima. 194 p.

    Research output: ThesisDissertation (TU Delft)Scientific

  61. Universal Processor Architecture for Biomedical Implants: The SiMS Project

    Strydis, C., 2011, 315 p.

    Research output: ThesisDissertation (TU Delft)Scientific

  62. Yield and cost analysis or 3D stacked ICs

    Taouil, M., 2014, 215 p.

    Research output: ThesisDissertation (TU Delft)Scientific

  63. Dissertation (external) › Scientific
  64. Application-specific parallel structures for discrete cosine transform and variable length decoding

    Nikara, J., 2004, Tampere, Finland: Tampere University of Technology. 127 p.

    Research output: ThesisDissertation (external)Scientific

Previous 1...12 13 14 15 16 Next

ID: 19943