Research output

  1. A Mapping Methodology of Boolean Logic Circuits on Memristor Crossbar

    Research output: Scientific - peer-reviewArticle

  2. Challenges and Solutions in Emerging Memory Testing

    Research output: Scientific - peer-reviewArticle

  3. Skeleton-based Synthesis Flow for Computation-In-Memory Architectures

    Research output: Scientific - peer-reviewArticle

View all (184) »

Activities

  1. CIM Based Parallel Adder Implementations and Evaluations

    Activity: Talk or presentationTalk or presentation at a workshop, seminar, course or other meeting

  2. IEEE Transactions on Very Large Scale Integration (VLSI) Systems (Journal)

    Activity: Publication peer-review and editorial workEditorial activity

  3. Keynote 2: Computing for big-data: Beyond CMOS and beyond Von-Neumann

    Activity: Talk or presentationTalk or presentation at a workshop, seminar, course or other meeting

View all (7) »

ID: 118586