Research output

  1. A Mapping Methodology of Boolean Logic Circuits on Memristor Crossbar

    Research output: Scientific - peer-reviewArticle

  2. Challenges and Solutions in Emerging Memory Testing

    Research output: Scientific - peer-reviewArticle

  3. Impact and mitigation of SRAM read path aging

    Research output: Scientific - peer-reviewArticle

View all (187) »

Activities

  1. IEEE Design & Test (Journal)

    Activity: Publication peer-review and editorial workEditorial activity

  2. IEEE Transactions on Very Large Scale Integration (VLSI) Systems (Journal)

    Activity: Publication peer-review and editorial workEditorial activity

  3. Journal of Electronic Testing: theory and applications (Journal)

    Activity: Publication peer-review and editorial workEditorial activity

View all (21) »

ID: 118586