Abstract
Numerous applications for mobile devices require 3D vision capabilities, which in turn require depth detection since this enables the evaluation of an object’s distance, position and shape. Despite the increasing popularity of depth
detection algorithms, available solutions need expensive hardware and/or additional ASICs, which are not suitable for low-cost commodity hardware devices. In this paper, we propose a low-cost and low-power embedded solution to provide high speed depth detection. We extend an existing off-the-shelf VLIW
image processor and perform algorithmic and architectural optimizations in order to achieve the requested real-time performance speed. Experimental results show that by adding different functional units and adjusting the algorithm to take full advantage of them, a 640x480 image pair with 64 disparities1 can be processed at 36.75 fps on a single processor instance, which
is an improvement of 23% compared to the best state-of-the-art image processor.
detection algorithms, available solutions need expensive hardware and/or additional ASICs, which are not suitable for low-cost commodity hardware devices. In this paper, we propose a low-cost and low-power embedded solution to provide high speed depth detection. We extend an existing off-the-shelf VLIW
image processor and perform algorithmic and architectural optimizations in order to achieve the requested real-time performance speed. Experimental results show that by adding different functional units and adjusting the algorithm to take full advantage of them, a 640x480 image pair with 64 disparities1 can be processed at 36.75 fps on a single processor instance, which
is an improvement of 23% compared to the best state-of-the-art image processor.
Original language | English |
---|---|
Title of host publication | Proceedings - 28th IEEE International Symposium on Computer Architecture and High Performance Computing |
Subtitle of host publication | SBAC-PAD 2016 |
Editors | Alexandro Baldassin |
Place of Publication | Piscataway |
Publisher | IEEE |
Pages | 158-165 |
Number of pages | 8 |
ISBN (Print) | 978-1-5090-6108-2 |
DOIs | |
Publication status | Published - 2016 |
Event | 28th International Symposium on Computer Architecture and High Performance (SBAC-PAD) - Marina del Rey Marriott, Los Angeles, United States Duration: 26 Oct 2016 → 28 Oct 2016 |
Conference
Conference | 28th International Symposium on Computer Architecture and High Performance (SBAC-PAD) |
---|---|
Abbreviated title | SBAC-PAD 2016 |
Country/Territory | United States |
City | Los Angeles |
Period | 26/10/16 → 28/10/16 |
Keywords
- stereo vision
- VLIW