Abstract
Circuit monitoring techniques have been adopted widely to compensate for process, voltage, and temperature variations as well as power optimization of integrated circuits. For cost and complexity reasons, these techniques are usually implemented by means of performance monitors allowing fast performance evaluation during production. In this paper, we demonstrate the limitations of performance monitoring methodologies in terms of accuracy and effectiveness. Silicon measurements of a nanometric FD-SOI device show that the required design margin is above 10% of the clock cycle, which leads to unacceptable waste of
power.
power.
Original language | English |
---|---|
Title of host publication | Proceedings of the 2016 Design, Automation and Test in Europe Conference and Exhibition, DATE 2016 |
Editors | Jürgen Teich |
Place of Publication | Piscataway, NJ |
Publisher | IEEE |
Pages | 1018-1019 |
Number of pages | 2 |
ISBN (Electronic) | 978-3-9815370-7-9 |
ISBN (Print) | 978-3-9815370-6-2 |
Publication status | Published - 2016 |
Event | 2016 Design, Automation and Test in Europe Conference and Exhibition, DATE 2016 - Dresden, Germany Duration: 14 Mar 2016 → 18 Mar 2016 |
Conference
Conference | 2016 Design, Automation and Test in Europe Conference and Exhibition, DATE 2016 |
---|---|
Abbreviated title | DATE 2016 |
Country/Territory | Germany |
City | Dresden |
Period | 14/03/16 → 18/03/16 |
Keywords
- Monitoring
- Temperature measurement
- Temperature sensors
- Performance evaluation
- Semiconductor device measurement
- Frequency measurement
- Timing