The CMOS technology scaling faced over the past recent decades severe variability and reliability challenges. One of the major reliability challenges is bias temperature instability (BTI). This paper analyzes the impact of BTI on the sensing delay of standard latch-type sense amplifier (SA), which is one of the critical components of high performance memories; the analysis is done by incorporating the impact of process, voltage, and temperature variations (in order to investigate the severity of the integral impact) and by considering different workloads and four technology nodes (i.e., 45, 32, 22, and 16 nm). The results show the importance of taking the SA degradation into consideration for robust memory design; the SA degradation depends on the application and technology node, and the sensing delay can increase with 184.58% for the worst case conditions at 16 nm. The results also show that the BTI impact for nominal conditions at 16 nm reaches a 12.10% delay increment. On top of that, when extrinsic conditions are considered, the degradation can reach up to 168.45% at 398 K for 16 nm.

Original languageEnglish
Article number7819518
Pages (from-to)1444-1454
Number of pages11
JournalIEEE Transactions on Very Large Scale Integration (VLSI) Systems
Volume25
Issue number4
DOIs
Publication statusPublished - 2017

    Research areas

  • Bias temperature instability (BTI), negative BTI (NBTI), positive BTI (PBTI), process variations, static RAM (SRAM) sense amplifier (SA)

ID: 37688756