The maximum achievable linearity of a digital polar transmitter (DPTX) is mainly constrained by two RF-DAC associated nonidealities; namely, aliasing of sampling spectral replicas (SSR) of the AM and PM signals, and the presence of nonuniform quantization noise. In this work, using DPTX hardware linearization, in combination with PM SSR filtering and iterative learning control (ILC) algorithm improved by look-up tables (LUT), a CMOS DPTX is linearized close to its theoretical ACPR and EVM limits as predicted by its resolution. Using the ILC technique as underlying basis, an effective real-time direct-learning digital predistortion (DPD) technique is proposed. Measurement results show -60/-53 dBc ACPR and -60/-47 dB EVM using the ILC algorithm for 16/64 MHz OFDM signals, and -55/-48 dBc ACPR and -50/-44 dB EVM using the proposed DPD for 16/64 MHz OFDM signals. To the best of author's knowledge, this is the highest linearity reported for a DPTX operating with wideband signals.

Original languageEnglish
Title of host publicationEuMIC 2018 - 2018 13th European Microwave Integrated Circuits Conference
Place of PublicationPiscataway, NJ, USA
PublisherInstitute of Electrical and Electronics Engineers Inc.
Pages174-177
Number of pages4
ISBN (Electronic)978-2-87487-052-1
ISBN (Print)978-1-5386-5286-2
DOIs
Publication statusPublished - 2018
Event13th European Microwave Integrated Circuits Conference, EuMIC 2018 - Madrid, Spain
Duration: 24 Sep 201825 Sep 2018

Conference

Conference13th European Microwave Integrated Circuits Conference, EuMIC 2018
CountrySpain
CityMadrid
Period24/09/1825/09/18

    Research areas

  • Digital polar transmitter, DPD, quantization noise, RF - DAC, sampling spectral replica

ID: 52186847