Standard

The Fidelity Slider : A User-Defined Method to Trade off Accuracy for Performance in Canny Edge Detector. / Kritchallo, Valery; Vermij, Erik; Bertels, Koen; Al-Ars, Zaid.

11th HiPEAC conference. 2016. p. 1-6.

Research output: Chapter in Book/Report/Conference proceedingConference contributionScientific

Harvard

Kritchallo, V, Vermij, E, Bertels, K & Al-Ars, Z 2016, The Fidelity Slider: A User-Defined Method to Trade off Accuracy for Performance in Canny Edge Detector. in 11th HiPEAC conference. pp. 1-6, HiPEAC 2016, Prague, Czech Republic, 18/01/16.

APA

Vancouver

Author

BibTeX

@inproceedings{71729250e012467f9803b9084f97e025,
title = "The Fidelity Slider: A User-Defined Method to Trade off Accuracy for Performance in Canny Edge Detector",
abstract = "This paper presents the concept of a fidelity slider, which is a user-defined method that enables trading off accuracy for performance in a parallelized application. The slider is defined in the context of the Canny edge detector, but can be generalized to other image processing algorithms. The slider moderates discontinuity issues introduced by an image-slicing technique used to increase the level of the parallelism in the Canny edge algorithm, and allows for strong scalability across multiple cores. The domain decomposition-based technique used by our method is a toplevel image-slicing loop incorporated into the algorithm to process segments of an image concurrently. The slider controls three factors to moderate the aggregate output data divergence inducedby the parallelized Canny edge algorithm: 1. image slice overlap size, 2. the degree of histogram synchronization, and 3. the edge tracing continuity factor. Results show that the fidelity slider is able to control the tradeoff from a speedup of 7x at 100{\%} accuracy up to a speedup of 19x at 99{\%} accuracy, for an image of 8000x8000 pixels processed on an Intel Xeon platform with 14 cores and 28 hardware threads.",
author = "Valery Kritchallo and Erik Vermij and Koen Bertels and Zaid Al-Ars",
note = "Accepted Author Manuscript",
year = "2016",
language = "English",
pages = "1--6",
booktitle = "11th HiPEAC conference",

}

RIS

TY - GEN

T1 - The Fidelity Slider

T2 - A User-Defined Method to Trade off Accuracy for Performance in Canny Edge Detector

AU - Kritchallo, Valery

AU - Vermij, Erik

AU - Bertels, Koen

AU - Al-Ars, Zaid

N1 - Accepted Author Manuscript

PY - 2016

Y1 - 2016

N2 - This paper presents the concept of a fidelity slider, which is a user-defined method that enables trading off accuracy for performance in a parallelized application. The slider is defined in the context of the Canny edge detector, but can be generalized to other image processing algorithms. The slider moderates discontinuity issues introduced by an image-slicing technique used to increase the level of the parallelism in the Canny edge algorithm, and allows for strong scalability across multiple cores. The domain decomposition-based technique used by our method is a toplevel image-slicing loop incorporated into the algorithm to process segments of an image concurrently. The slider controls three factors to moderate the aggregate output data divergence inducedby the parallelized Canny edge algorithm: 1. image slice overlap size, 2. the degree of histogram synchronization, and 3. the edge tracing continuity factor. Results show that the fidelity slider is able to control the tradeoff from a speedup of 7x at 100% accuracy up to a speedup of 19x at 99% accuracy, for an image of 8000x8000 pixels processed on an Intel Xeon platform with 14 cores and 28 hardware threads.

AB - This paper presents the concept of a fidelity slider, which is a user-defined method that enables trading off accuracy for performance in a parallelized application. The slider is defined in the context of the Canny edge detector, but can be generalized to other image processing algorithms. The slider moderates discontinuity issues introduced by an image-slicing technique used to increase the level of the parallelism in the Canny edge algorithm, and allows for strong scalability across multiple cores. The domain decomposition-based technique used by our method is a toplevel image-slicing loop incorporated into the algorithm to process segments of an image concurrently. The slider controls three factors to moderate the aggregate output data divergence inducedby the parallelized Canny edge algorithm: 1. image slice overlap size, 2. the degree of histogram synchronization, and 3. the edge tracing continuity factor. Results show that the fidelity slider is able to control the tradeoff from a speedup of 7x at 100% accuracy up to a speedup of 19x at 99% accuracy, for an image of 8000x8000 pixels processed on an Intel Xeon platform with 14 cores and 28 hardware threads.

UR - http://resolver.tudelft.nl/uuid:71729250-e012-467f-9803-b9084f97e025

M3 - Conference contribution

SP - 1

EP - 6

BT - 11th HiPEAC conference

ER -

ID: 9021358