Through Package Via: A bottom-up approach

Daniel Yi

Research output: ThesisDissertation (TU Delft)

757 Downloads (Pure)

Abstract

The rapid development of semiconductor industry in the past decades has reshaped the world tremendously and greatly changed people's lives. Two-dimensional (2D) down-sizing of semiconductor devices following the “Moore's law” for many years is now reaching its boundary conditions of further exponential growth and three-dimensional (3D) fabrication approaches are getting more attention. Next to the IC manufacturing, 3D chip packaging has been playing a more important role nowadays. Much more cost-effective and scalable technologies are being developed. Vertical interconnect via technology such as through-silicon via (TSV), through mold via (TMV), tall Cu pillar (TCP), and vertical wire bonds (VWB) are the key processes in 3D chip packaging. However, they have limitations in cost, reliability, via density, scalability, and aspect ratio. In addition, as the function integration density keeps increasing, not only electrical interconnection but also optical, mechanical, fluidic, and thermal interconnections are needed in the near future. Thus, a low-cost, reliable, high density, scalable, high-aspect-ratio multi-functional advanced through package via technology is highly demanded in the future semiconductor industry. Through-Polymer Via (TPV) is a novel bottom-up vertical through package via technology potentially low-cost process, suitable for high density and high-aspect-ratio via formation, compatible with the various packaging process and suitable for multi-functional applications. The main process of TPV technology consists of the formation of a high-aspect-ratio polymer structure through lithography in combination with subsequent film assisted molding. TPV process works with both spin coating and dry film lamination for applying the polymer material, which is suitable for low-cost wafer-level and panel-level mass production. The process uses thick photosensitive polymer materials, such as SU-8 and SUEX, and the structures are patterned via lithography, which enables a broad range of high density, and high-aspect-ratio features. Depending on the applications, non-coated polymer structures can serve for optical and mechanical functions while an optional functional coating is applied to the polymer structures to target specific applications, such as metal coating for electrical function.
Original languageEnglish
QualificationDoctor of Philosophy
Awarding Institution
  • Delft University of Technology
Supervisors/Advisors
  • Zhang, G.Q., Supervisor
Award date23 Jun 2020
Place of PublicationAmsterdam?
DOIs
Publication statusPublished - 2020

Keywords

  • 3D integration
  • Microelectronic packaging
  • Vertical interconnection
  • Through-Polymer Via
  • Film assisted molding
  • Polymer
  • System-in-package (SiP)
  • Radar
  • Antenna-in-package
  • Optical encoder
  • QFN
  • PCB
  • Mechanical characterization
  • Shear test

Fingerprint

Dive into the research topics of 'Through Package Via: A bottom-up approach'. Together they form a unique fingerprint.

Cite this