Output blue light evaluation for phosphor based smart white LED wafer level packages

Zahra Kolahdouz,1,* Ali Rostamian,2 Mohammadreza Kolahdouz,2 Teng Ma,1 Henk van Zeijl,1 and Kouchi Zhang1,3

1Delft Institute of Microsystems and Nanoelectronics (DIMES), Delft University of Technology, Delft, The Netherlands
2Thin Film Laboratory and Nano-Electronics, Department of Electrical and Computer Engineering, University of Tehran, Tehran, Iran
3g.q.zhang@tudelft.nl

Abstract: This study presents a blue light detector for evaluating the output light of phosphor based white LED package. It is composed of a silicon stripe-shaped photodiode designed and implemented in a 2 μm BiCMOS process which can be used for wafer level integration of different passive and active devices all in just 5 lithography steps. The final device shows a high selectivity to blue light. The maximum responsivity at 480nm is matched with the target blue LED illumination. The designed structure have better responsivity compared to simple photodiode structure due to reducing the effect of dead layer formation close to the surface because of implantation. It has also a two-fold increase in the responsivity and quantum efficiency compared to previously similar published sensors.

OCIS codes: (040.5160) Photodetectors; (250.0250) Optoelectronics.

References and links

1. Introduction

There are two major methods to produce white light in LED lighting systems. The first approach is to create white light by the proper mixture of three monochromatic sources, i.e. red, green and blue light (RGB method). These trichromatic LED-based white light sources provide a good control over the light color temperature and luminous efficiency of radiation. However, this method is hardware intensive due to application of three RGB LEDs. Furthermore, these chips show different behaviors at high working temperature conditions and aging characteristics. The system also tends to render pastel colors unnaturally which results in poor color rendering index of RGB white light. Besides, the driving electric circuit for this method is complex to be used for white color production and makes it impractical for general illumination applications [1, 2].

The second approach, entitled the phosphor based white method, is to produce white light by a single short wavelength LED such as blue or UV, combined with a yellow phosphor coating. The blue or UV photons generated in the LED either travels through the phosphor layer without shift, or they are converted into yellow photons in the phosphor coating layer. The combination of the yellow light with the unabsorbed blue light appears as a white light in the human eyes. In some modules, remote phosphor layer is used in which phosphor is placed at a sufficiently large distance from the LED chip. It offers much better color rendering than RGB white, often similar to the fluorescent sources. Furthermore, phosphor converted white light is also much more efficient than RGB white. Because of its high efficiency and acceptable color rendering and lifetime, phosphor white is the most common approach of producing white light for general illumination [2, 3].

The exact shade or color temperature of dichromatic white light is determined by the dominant wavelength of the blue LED and the composition and thickness of phosphor coating. Manufacturers attempt to minimize the color variations by controlling the thickness and composition of the phosphor layer during manufacturing [2].

Despite all advantages these LEDs have, they are suffering from light intensity decay in stress tests. Their light intensity decays during a long operation time or at a high working temperature. Another drawback of phosphor based white method is color shifting due to degradation of the blue LED die and the yellow phosphor over time. It also happens when the device operates at a different current or operating temperature [1].

Some of the manufacturing companies have revealed the data for lifetime prediction of LED chips. As is shown in Fig. 1 from ETAP company [4], the LED performance decays critically over the time which motivates us to develop a system monitoring unit. Although not all the performance falloffs can be compensated, a smart integrated LED power control with light and temperature sensors can compensate for light intensity decay, monitor color shifting and protect for overtemperature problems.

Decay may refer both to phosphor and LED chip performance over the time. While phosphor working mechanism is related to the manufacturing process, we can compensate LED aging and adjust its light intensity by changing the driving current. There are two strategies to alter the current:

1- Feed a forward control based on the lifetime prediction: Increasing current based on the correction values stored in a memory.
2- Using output light feedback: Including blue light sensors and a control loop circuit.

A smart package with an output light feedback can compensate the brightness variation by changing the driving current. Light sensing can provide information both about light color and intensity. Employing a blue selective photodiode integrated in LED package can be a promising solution.

Silicon based wafer level packaging (WLP) is the technology of choice for broad range of applications. This technology is a key in terms of cost and thermal design. It can provide batch fabrication and component integration, as it is compatible with CMOS technology and thus, can include micro electromechanical systems (MEMS) components as well [5, 6]. Applying these technologies, a smart LED package can be produced that resolves the brightness problems associated with LED intensity decay [7]. There are two categories of silicon-wafer-based wafer level packaging (WLP) LEDs; the surface-mount type, in which electrodes are formed on a silicon wafer and then the LED chip is attached to the wafer; and the cavity type, in which cavities are formed prior to the electrodes [7]. Generally, the cavity is fabricated using KOH wet etching with a (100) silicon wafer. The cavity acts both as a reflector and a holder for filling phosphor and resin.

In this study, we developed a photo sensor appropriate for the target wavelength (470nm) and compatible to the cavity type WLP process and monolithic integration. Basic Silicon photo detectors generally have a poor responsivity to blue and UV light, because these spectra absorbs very close to the surface while the active sensing regions of these devices are usually situated at a certain depth below the device surface [8]. Different structures for silicon photodiodes are used to tune wavelength selectivity. They are all based on wavelength-dependent absorption coefficient of light in silicon. The basic structure is a p-n-p dual-junction photodiode, the active region of the p–n photodiode is limited by a second n–p junction situated below the first one [9]. In this report, the detector doping profile of the photodiode is adjusted in a way to have a sharp and high potential barrier [8], which generates a strong built-in drift field in which photo-generated carriers are separated efficiently. This structure is intrinsically selective but fabricated in a dedicated sensor process, not compatible with CMOS standard processing. Another group proposed a stripe shaped photodiode, compromising shallow P layers implanted in a N-well [10]. The geometry was optimized for better UV/blue responsivity. These devices showed a promising selectivity for blue light. In our work, we used similar structure as in [10], but the size and features were changed to better fit the process and application requirements. All structures are also simulated and the efficiencies of the devices have been thoroughly investigated before fabrication.

There are also some reports on novel works using different substrates or coating to enhance the responsivity to UV and blue spectra. In [11], TiO2 nano-crystalline film was
prepared on SrTiO3 (001) substrate to form an n-n heterojunction active layer and final device shows a good responsivity in UV region. In another work [12] by employing conjugated polymer thin film blends, authors showed improving the ultraviolet response of silicon photodetectors for UV spectra. However these methods are not applicable in standard BiCMOS process.

The photodiode is fabricated in a 5 mask BiCMOS process, used in a LED WLP which can selectively detect the output blue light intensity in a very accurate and efficient way which provides the brightness information of a mounted LED in a package.

2. Photodiode structure

In order to determine the best location to detect the blue light in silicon, light interaction in Si was simulated using COMSOL Multiphysics. To check all physical aspects of the investigation, electromagnetic waves (Frequency domain) and semiconductor physical interfaces were coupled. The light illumination was simulated by solving the Helmholtz equations. This was achieved by analysing the electromagnetic waves when it enters the device. The Fresnel equations were also employed to take multiple reflections of the propagating electromagnetic wave at each interface into account. The transverse mode of electromagnetic wave, which is a particular electromagnetic field pattern measured in a plane perpendicular to the propagation direction of the beam, was applied to solve the mentioned equations. The solution to these equations is the electric field which is needed for calculating the generation term. This electric field was used to calculate the Poynting vector, and hence the optical power. Finally, the generation term, which will be added to the final continuity equation, would be derived from the optical power as shown below:

\[ G = -\frac{\partial P_{op}}{\partial y} \times \frac{1}{hf} \]  

where h, f, y and P_{op} are respectively Plank's constant, frequency of the incident beam, depth and optical power. As the simulation results demonstrated, blue light ray optical power (470nm) decays dramatically as it enters the silicon [Fig. 2].

In the second photodiode just a single anode but with very large area is used [see Fig. 3(b)]. In this device, the anode geometry is simply a shallow P^+-doped region with a width as long as sum of width all stripes (W) and the distances between them (D). The doping profiles for the N^+, N^−-well contact and P^+ substrate contact are the same as the multi-stripe shaped structure, but the anode is a wide P^+ region.

As illustrated in Fig. 2, because the blue and UV spectrum is basically absorbed just beneath the surface, the dead layer formation due to high dose ion implantation decreases the responsivity significantly [13]. Due to a large number of defects in this region, electron-hole generated by target photons can recombine in the dead layer which is not desired and limit the sensitivity. This also creates an electric field which drifts more carriers towards the surface. Thus, by making multi-stripe shaped junction, we can minimize this problem. In this case there is shorter path for carriers to reach to the junction. Therefore, the dead layer in multi-striped structure in comparison to single anode structure is down scaled by W/(W + D) [10], which will improve the blue spectra responsivity. On the other hand, the effective depletion region area for photon absorption and carrier generation will increase in the multi-stripe shaped structure. This occurs due to the sides of the junctions in each P^+ region which are located very close to the surface.

Although decreasing the junction length by converting single to multi shaped structure results in reduced photon absorption but on the other hand the dead layer recombination sites are decreased as well [10, 14].

For the multi-stripe shaped structure, the width of the stripes is 3μm and the distance between two adjacent stripes is 5μm. The stripes’ length is 235 μm. According to these dimensions the shallow P-doped region for the single anode geometry is 35μm.
Fig. 2. (a) Electrical field for 470 and 710 nm; and (b) carrier generation rate as a function of depth for 470 nm light in silicon interface. Si interface is occurring at 0 μm for these plots.

Fig. 3. Schematic of (a) a multi-stripe and (b) single anode photodiode and the equivalent circuit.
3. Simulation and discussion

Due to a large amount of surface defect generated during the doping process, Shockley-Read-Hall (SRH) recombination with a very high rate occurs at the surface which creates an electric field toward the substrate. The dead layer formation can be observed in electron concentration profile extracted from simulation as shown in Fig. 4.

As discussed earlier, in order to improve selectivity and responsivity to blue rays, the active junction should be located in the top 300 nm inside the substrates. As shown in Fig. 5, the junction depletion region, where generation occurs, happens mostly inside the n-well region and extends for about 150 nm. According to reports [13], a high level doping in ion implantation and boron redistribution during the annealing process, will cause dopant pileup in an interfacial layer between the top SiO₂ layer and Si. This layer acts as a sink for inactive dopant atoms in this region.

![Fig. 4. Electron concentration in the N' region of the photodiode structure at 0 V bias condition.](image)

![Fig. 5. Electric potential calculated from the vacuum level on a P + stripe to show where in the depletion region generation occurs.](image)

The anode current of the photodiode was simulated using the continuity equation consisting drift-diffusion, generation and recombination rates. Both single- and multi-stripe structures were analyzed w/o 470nm radiation [see Fig. 6(a)]. The resulted I-V shows a bit higher current for single –stripe structure compared to multi-stripe structure under the dark condition due to the higher current cross-section area. However, multi-stripe device showed a 2.5 times improvement in the output current under illumination of 470 nm waves compared to the single anode one, which is a proof of concept for the significance of the dead layer and active depletion region. It is meaningfully matched with the improvement factor [10], we
expected regarding to the designed parameter for D and W dimensions which is \( \frac{W + D}{W} = 2.66 \).

Figure 6(b) shows the responsivity curve for multi-stripe shaped samples extracted by sweeping the photons’ wavelength in the simulation tool. It can be seen that using the real doping values and dimensions, the responsivity is very selective to 470 nm illumination. This can be explained by the fact that at higher wavelengths, the beam can travel a lot more inside the substrate and in order to absorb that range, one might need to increase the depletion width of the junction. But, at lower wavelengths, the junction must be located closer to the surface to have strong generation of carriers which consequently may recombine in the dead layer.

![Graph](image)

Fig. 6. (a) I-V simulation results of the single- and multi-stripe structures w/o 470nm radiation and (b) the resulted current vs. wavelength for the single- and multi-stripe structures.

4. Device fabrication and characterization

Not only output light detectors but also integrating more functionalities in LED package motivates the use of the Si LED WLP. One of the main challenges in this application is low
integration density for supporting LED bare dies. The dimension of a power LED bare die is usually in millimeter$^2$ scale which is quite large compared to the current IC transistor size. As shown in Fig. 7, the continuous decrease of the feature size in CMOS planar technology results in boosting the number of masks and the silicon wafer price (cost/cm$^2$). On the other hand, IC area is shrinking and so there are more dies fabricated on a single wafer which compensate the cost. Considering area limitation in solid state lighting, it seems that the fabrication of LED WLP is extremely cost ineffective by the advanced CMOS process. So a low cost CMOS planar technology is required as a promising option to subordinate the cost.

![Fig. 7. Silicon wafer price for different number of masks used in IC processing.](image)

The BiCMOS process developed in Dimes Institute of Microsystems and Nanoelectronics (The Dimes Technology Center affiliation is changed to Else Kooi Lab, EKL, from April 2015.) comprises of a 5 masks process that involves both Bipolar and CMOS transistors, which can be later used for feedback and control circuits [15]. It exhibits the two outstanding features; simplicity and cheapness. Although it has a limited performance, it is sufficient to be implemented for LED WLP and some simple IC designs. Figure 7 shows how BICMOS5 and 7 process, which adds 2 more masks for second interconnect layer, can potentially implement a smart LED driver platform for the cost of even less than 1$/cm^2$.

This process was primarily developed for education purposes and has the advantage of using both types of BJT and CMOS transistors, but the disadvantage of having a trade-off between the two optimum settings for each type. Figure 8 shows this 5 lithography steps required for this process. The core of the process consists of 5 mask steps, listed in Table 1.

![Fig. 8. Process overview of the core mask steps and oxidation process in the BICMOS5 process.](image)

The process is now described using the structure of the photodiodes. It starts with a p-type low resistivity wafer. After growing dirt barrier oxide, in the first Litho step it is patterned for the n-wells of the npn dual junctions following with a phosphor implant and a deep diffusion. The second mask is used to create the p-type regions using a shallow boron implant: the shallow p + area of the detectors, and the contact area to the substrate. The third mask is for
the highly doped n-regions, i.e. contact to the n-well, by a shallow arsenic implant. After this step the wafer is annealed/oxidized for 12 minutes at 1000 °C and an isolation layer of 100 nm silicon dioxide forms on the whole surface (by thermal oxidation). This layer will act as an isolation layer between the interconnects and the substrate (as well as the gate material of the PMOS and NMOS transistors). The fourth mask is used to open the contact openings in the isolation layer. The final mask is used to pattern the interconnect layer and create a circuit by combining the different components.

Table 1. Process Overview

<table>
<thead>
<tr>
<th>Step title</th>
<th>BiCMOS Processing step</th>
<th>Diode Processing Step</th>
</tr>
</thead>
<tbody>
<tr>
<td>Start Material</td>
<td>p-type wafer</td>
<td>Substrate and lower junction anode</td>
</tr>
<tr>
<td>NW: N-well</td>
<td>n-type area for pmos transistor (n-well) and the collector for the bipolar npn</td>
<td>n-type area for the dual pnp junction acting as cathode</td>
</tr>
<tr>
<td>N-Well drive in</td>
<td>1. Annealing step at 1150°C 2. n-type source-drain for the nmos transistor and the collector for the bipolar transistor, low resistance</td>
<td></td>
</tr>
<tr>
<td>SN: Shallow N</td>
<td>1. p-type source-drain for the nmos transistor and the base of the bipolar transistor, p-type guard ring</td>
<td></td>
</tr>
<tr>
<td>SP: Shallow P</td>
<td>1. Dopant activation and gate oxide formation 2. Contact the cathode 3. Implantation of the shallow p area for upper p-n junction (anode) and contact to the p type substrate</td>
<td></td>
</tr>
<tr>
<td>Anneal/Oxidation</td>
<td>1. Contact openings 2. Contact openings</td>
<td></td>
</tr>
<tr>
<td>CO: Contact</td>
<td>1. Interconnect and gate material formation 2. Interconnect</td>
<td></td>
</tr>
</tbody>
</table>

There are several trade-offs in the process design. The first trade-off is between isolation layer thickness and the value for the optimum gate oxide. A transistor has the best characteristics with a low gate thickness, while the isolation layer on the rest of the wafer is preferably thick to minimize the parasitic effects. Another trade-off is the dopant concentrations and parameters of the n- and the p-regions. All parameters, such as the photodiodes junction depth, the responsivity and selectivity of the photodiode and for transistor’s threshold voltage and saturation current, are dependent on the doping profile and geometries.

However, the doping parameters applied in this study were adjusted using device and process simulations for the optimum performance of the photodiodes using Synopsys TCAD. Figure 9 illustrates the doping profile of the P + -doped/N-well area measured by electrochemical capacitance-voltage profiler (ECVP). Due to the fact that the ECVP measures the active carrier concentration, the dead layer cannot be observed in this figure. The minimum at 330nm is the P+/N-well junction and the N-well is extended for 1.6μm into the substrate.
Fig. 9. ECVS profile of shallow P’ region implanted in the N-well. The P’-N junction is formed at 330 nm where the doping profile is first crossing N-well doping level.

The spectral responsivity of photodiode was measured by a solar cell simulator using a monochromatic light with sweeping wavelength in 300-1100 nm range. The responsivity plot shows a peak at $\lambda = 480$ nm with 342 mA/W. Figure 10 shows the responsivity of two different photodiodes vs. wavelength at 0 volt bias condition. Comparing to the single anode structure, an improvement in responsivity is observed for the multi-stripe photodiode. IR range responsivity shows a dramatic fall below and above 470 nm range which indicates a high selectivity for the target wavelength. The measured responsivity has a good correlation to the simulation results in Fig. 6(b).

Fig. 10. Responsivity vs. wavelength for multi- and single-stripe shaped photodiodes.

A selectivity parameter can be defined as a ratio of responsivity for different wavelength, that is 42 for $\lambda = 470$nm and $\lambda = 1000$nm. It was seen that at high bias voltages, the responsivity can increase, while, because of the depletion area extension, selectivity would degrade.
5. Wafer level system integration

The target vertical LED in this study is a BRIDGELUX BLUE POWER DIE which is an In GaN-based blue color LED that can be later combined by a yellowish phosphor to generate the white output light. LED structure and main specifications can be found in Fig. 11 and Table 2. These LEDs are useful in a broad range of applications such as general illumination, automotive lighting, and LCD backlighting.

![Fig. 11. PN junctions and die structure for Bridgelux blue power LED die.](image)

Table 2. Specification of Target LED

<table>
<thead>
<tr>
<th>Specification</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>Dimension</td>
<td>$1143 \times 1143 \times 150 \mu m^3$</td>
</tr>
<tr>
<td>DC Forward current</td>
<td>Max 700mA</td>
</tr>
<tr>
<td>Reverse voltage</td>
<td>5V</td>
</tr>
<tr>
<td>Working temperature</td>
<td>$-40$ to $100^\circ C$</td>
</tr>
<tr>
<td>Optical power (min)</td>
<td>340mW</td>
</tr>
<tr>
<td>Dominant wavelength</td>
<td>450-470nm</td>
</tr>
</tbody>
</table>

The photodiodes was also measured in the integrated system to study its performance for target LEDs and in real application platform. The package consists of an array of 4 LEDs which can be turned on separately or with different combinations. Figure 12 shows the package picture with off and on LEDs and photodiode positions.

![Fig. 12. Photodiodes in LED package. For each LED two sets of photodiodes were used to perform output light measurement.](image)

Received 31 Aug 2015; revised 14 Nov 2015; accepted 12 Dec 2015; published 8 Feb 2016

© 2016 OSA
Each LED chip consists of 2 parallel p-n junctions which we just used one of them in the package. The light intensity of LED was measured with the photodiodes at different driving currents. The results are shown in Fig. 13. When LED is off, the reverse current value is $10^{-12}$ A. Figure 13(a) shows almost 6 orders of magnitude increase compared to when the LED is off. This difference is governed by the generation of lots of electron-hole pairs in the active part of the device and a numerous recombination dominantly close to the surface. By normalizing the output current and fitting to the datasheet amounts a remarkable consistency can be achieved [see Fig. 13(b)].

![Photodiode output IV curve at different LED driving current.](image1)

![Relative luminous intensity vs. LED forward current comparing the photodiode performance with the datasheet amounts.](image2)

The devices also were examined by some sort of stress test. Relative luminous intensity decays 0.9% within 2 hours with constant input current of 350 mA. This effect is caused by the temperature raise during the lighting [Fig. 14]. This is a proof of sanity for the importance and necessity of an intelligent control system for LEDs. It is worth mentioning that the ambient light rarely affects the performance of photodiode, due to its remarkable blue light selectivity.
Figure 14. (a) Photodiode IV characteristics over 120 min LED light exposure. (b) Normalized readout light intensity in LED working period of 2 hours.

Figure 15 compares the spectral responsivities of the fabricated photodiodes here and a calibrated UV-enhanced photodiode from Hamamatsu, S1226-18BQ. The commercial UV-enhanced device with an antireflection coating exhibits an almost non-selective behavior. However, our photodiode and the one manufactured in [10] demonstrate slightly lower responsivity for the deep ultraviolet spectral range. The device fabricated in [10] has a peak at 400nm, while the photodiode in this study has shown a peak at exactly 480nm which is remarkably matched with the illuminated waves from the LED. A rapid decreasing trend is observed for the VIS and IR ranges. Moreover, a two-fold increase in quantum efficiency \((QE_i = \frac{R_i}{\lambda} \times (1240 \text{W.}\text{nm} \times \frac{nm}{A}))\) and comparable selectivity are evaluated for the LEDs fabricated in our work compared to the previously published devices.
6. Conclusion

A silicon stripe-shaped photodiode was designed and fabricated for sensing blue light in LED wafer level package. The device dimensions and doping were also designed and simulated using COMSOL Multiphysics. The maximum responsivity was at 480nm which is matched with the blue LED's illumination. The single anode structure due to higher rate of recombination caused by the dead layer formation showed lower responsivity compared to multi-stripe shaped one. The fabrication process was a 5 mask BiCMOS process with 2 µm gate length. This process enable to integrate blue sensitive photodiodes with active devices like BJT and CMOS transistors. It also provides a cost effective integration of large area devices like LED’s with other functional devices. The complete wafer level package includes several functional devices such as sensors, power switches and primary logical circuits for a smart wafer level LED packaging. These IC technology compatible photodiodes, with junction at 330 nm, demonstrated a very high selectivity to blue light. The fabricated devices presented a two-fold increase in the responsivity and quantum efficiency compared to similar devices published earlier.

Acknowledgment

The authors would like to acknowledge Martijn Tijssen in TUD Solar Cell group for his great help in measurement with Solar Cell Simulator.