A Dual Active Bridge Converter with an Extended High-Efficiency Range by DC Blocking Capacitor Voltage Control

Zian Qin, Member, IEEE, Yanfeng Shen, Student Member, IEEE, Poh Chiang Loh,
Huai Wang, Senior Member, IEEE, Frede Blaabjerg, Fellow, IEEE

Abstract—A Dual Active Bridge (DAB) converter can achieve a wide high-efficiency range when its input and output voltages are equal, assuming a 1:1 turns ratio for its isolation transformer. If its input or output voltage is doubled, efficiency of the DAB will drop significantly, because of the introduction of hard switching and high circulating power. Thus, a new modulation scheme has been proposed, whose main idea is to introduce a voltage offset across the dc blocking capacitor connected in series with the transformer. Operational principle of the proposed modulation has been introduced, before analyzing its soft-switching area and circulating power mathematically. The final modulation scheme is not difficult to implement, but can help the DAB achieve soft switching, low circulating power, and thereby high efficiency, even with its input or output voltage doubled. These features have been verified by experimental results obtained with a 1.2 kW prototype.

Index Terms—dual active bridge converters, modulation, high efficiency, soft switching, circulating power

I. INTRODUCTION

The Dual Active Bridge (DAB) converter was originally proposed in [1] for high efficiency and high power density applications. Lately, because of its advantages like bidirectional power flow and galvanic isolation at high frequency, DAB has become a promising interface for solid state transformers, Electric Vehicles (EVs), Medium Voltage Direct Current (MVDC) grids, and so on [2-5]. DAB can eleminarily be of the Voltage-Fed (VF) [1-24] or Current-Fed (CF) [25-26] type shown in Fig. 1(a) and (b). The former is well known, comprising two full-bridges isolated by a transformer in series with an inductor. The topology is thus simple and symmetrical. In contrast, the latter is essentially a merger of a VF-DAB converter and an interleaved buck-boost converter with two common shared legs. In Fig. 1(b), the shared legs are formed by switches $Q_5$ and $Q_6$. The sharing permits a CF-DAB converter to have a wider voltage range with soft switching than the VF-DAB converter. The principle behind is to use the buck-boost converter of the CF-DAB converter to provide a flexible voltage ratio, while providing charging/discharging current with a smaller ripple to the battery, considered as an example load in Fig. 1(b). The smoother current is undeniably due to the presence of $L_{DC1}$ and $L_{DC2}$, and is certainly an advantage of the CF-DAB converter. Nevertheless, its drawbacks cannot be ignored.

First, the CF-DAB converter has an asymmetrical structure, which will frequently lead to uneven distribution of current stresses within the common legs. Using notations indicated in Fig. 1(b), it means current stresses experienced by $Q_6'$ and $Q_6''$ will be higher than $Q_5'$ and $Q_5''$. Soft-switching during charging and discharging will hence be respectively easier and harder to achieve for $Q_6'$ and $Q_6''$ than $Q_5'$ and $Q_5''$ [25], [26]. Moreover, to achieve the same battery voltage, the low-voltage full bridge of the CF-DAB may need a dc bus voltage higher than that of VF-DAB. It can in fact be doubled, if voltage gain of the buck-boost converter in the CF-DAB is 0.5. Voltage stresses experienced by power devices and dc bus capacitors of the low-voltage full bridge are hence higher, resulting in higher power losses and costs. It is also true that the dc current ripple of VF-DAB to the battery in Fig. 1(a) is larger than that of CF-DAB, because of $L_{DC1}$ and $L_{DC2}$ in the latter in Fig. 1(b). But, if a smaller current ripple is necessary for the VF-DAB, an inductor $L_{DC}$ can be connected between $C_1$ and the battery, as also shown in Fig. 1(a). The inductor $L_{DC}$ can physically be smaller than $L_{DC1}$ and $L_{DC2}$, because of the additional filtering effect contributed by $C_1$. On the other hand, $L_{DC1}$ and $L_{DC2}$ receive pulsating voltages with duty cycle around 0.5 [24-26] from a full bridge. VF-DAB converter is therefore still popular [1-24], and has hence been chosen for investigation in this paper. Because of that prefix VF will be dropped from here on with DAB referring only to VF-DAB converter.

As for its modulation, the conventional method is the Single Phase Shift (SPS) modulation, which is known to be simple and effective for controlling the amount and direction of power through the DAB [1]. It requires both full bridges to generate square waveforms with 50% duty ratio, and by regulating phase angle between them, power can be controlled. Nevertheless, challenges still exist in terms of maintaining soft switching, even when input or output voltage of the converter varies widely. Such variations typically occur when a DAB is interfaced to the battery of an Uninterruptible Power Supply (UPS), EV or static energy storage plant. It is hence important to preserve soft switching over a wide voltage range for the DAB, in order to keep power losses of the DAB low, especially with a high switching frequency. Moreover, hard switching may induce a high $di/dt$, which may cause high voltage spikes to appear across parasitic inductances. In turn, the voltage
spikes may damage power semiconductors. It is therefore necessary to develop methods for DAB modulation that can guarantee soft switching over a wide voltage range.

One method is to vary the switching frequency, while the DAB is still modulated using SPS. No doubt, simplicity of SPS has been retained [6], but a variable switching frequency will increase complexities associated with EMI filter design and other implementation issues. Under light load conditions, switching frequency of the DAB may also become extremely high, in order to guarantee soft switching. Consequently, most modulation strategies in the literature have retained a fixed switching frequency [7-24], while exploring other means for widening the soft-switching range and reducing circulating power in the DAB, in order to increase its efficiency. One technique extended from SPS is to lower the duty ratio of one full bridge to below 0.5. The resulting scheme is referred to as Extended Phase Shift (EPS) modulation [7-13], which as proven, can help the DAB achieve lower current stresses and an improved overall efficiency. But, with only one full bridge having a variable duty ratio, the DAB controlled by EPS exhibits asymmetrical performances during charging and discharging.

To retain symmetry with the same duty ratios set for both full bridges, Dual Phase Shift (DPS) modulation has been proposed [14], [15]. Compared with EPS, no extra complexity has been introduced by DPS, despite its improved performances, which can still be optimized by adding a third control parameter to form the Triple Phase Shift (TPS) modulation [16-22]. Control parameters of TPS are thus the two independent duty ratios of the two full bridges, and the phase angle between them. These three parameters must be regulated according to the load, input and output voltages of the DAB, in order to optimize the soft-switching range, reduce current stresses, and thereby increase efficiency of the converter. Their design procedure requires the soft-switching boundaries and circulating power of the DAB to be mapped first. For that, either the current-based [12], [13], [20] or energy-based [7], [9], [11] soft-switching analytical technique can be applied, even though the latter is considered more accurate [22]. Besides, non-linearity of capacitance has been considered in that technique to further improve accuracy of the soft-switching mapping [22].

During operation, the optimal set of three parameter values can then be obtained from the map, according to the prevailing load, input and output voltages of the DAB. The map can be realized by a numerical look-up table [21] or an analytical calculation procedure [20], [22]. The former is simple, but a large memory is usually needed for data storage. The latter does not require a memory, but it may be computationally intensive. Nevertheless, implementations of both techniques, and in general, most advanced modulation schemes, are significantly tougher than SPS, because of more control parameters to tune. In contrast, SPS only needs a PI or other regulator for generating an appropriate phase angle from the output voltage, current or power error, depending on the applications. However, SPS can only ensure load-independent soft switching when the DAB output voltage is the same as its input voltage, if a 1:1 isolation transformer is assumed. Otherwise, the desired soft-switching area will shrink significantly.

To avoid the degradation, an improved SPS scheme has been proposed in a conference version of this paper [23]. The idea is to introduce a voltage offset across the dc blocking capacitor, placed in series with the isolation transformer, when the output voltage of the DAB is twice its input voltage. Then, by regulating only the phase angle between the two full bridges, a wide soft-switching range can be obtained without complicating its implementation. Operational principles of the new modulation scheme have been presented in [23], where soft switching and circulating power during charging have been analyzed briefly. In this paper, more scenarios have been considered with more analyses related to soft switching and circulating power provided during charging, as well as discharging. More test results have also been obtained for verification. To better organize the expanded content, Section II of the paper begins by introducing operational principles of the proposed modulation. Soft-switching area mapping is then demonstrated in Section III, before analyzing circulating power in Section IV. Selection of the dc blocking capacitor is discussion in Section V. A comparison of the different modulation schemes is summarized in Section VI. Finally, yet importantly, experimental results obtained from a 1.2 kW prototype are described in Section VII. The paper is concluded in Section VIII.

II. OPERATIONAL PRINCIPLES

A DAB converter consists of two full bridges assembled with switches $Q_1$-$Q_8$, an isolation transformer $T$ with turns ratio of $n:1$, an inductor $L_s$, two dc blocking capacitors $C_{bp}$ and $C_{br}$, and two dc bus capacitors $C_h$ and $C_l$, shown in Fig. 1(a). Besides, $v_p$ and $v_s$ are input and output voltages of the transformer, $i_p$ and $i_s$ are primary and secondary currents of the transformer, and $v_{ab}$ and $v_{cd}$ are pulsed voltages at the alternating terminals of the two full bridges. Among the components, $C_{bp}$ and $C_{br}$ may not be necessary, if an alternative method is included for preventing magnetic saturation of the transformer. Although saturation issues in the DAB has rarely been studied in the literature, there are still a few existing solutions like peak current control [29] and ‘magnetic ear’ [30], [31]. Peak current sampling may however be easily distorted by noises, especially at a high switching frequency. As for magnetic ear, it requires an auxiliary core and an extra circuit [30], [31], which have somehow made it complex. It is therefore easier to include dc blocking capacitors $C_{bp}$ and $C_{br}$, as illustrated in Fig. 1(a). To control it, conventional SPS scheme for the DAB converter is denoted in Fig. 2(a), where both full bridges are
modulated to generate two ac square voltages $v_{AB}$ and $v_{CD}$ with 50% duty ratio each. Since dc offsets of these square voltages are ideally zero, corresponding dc voltage drops across $C_{bp}$ and $C_{bs}$ are also zero. Phase angle between the square voltages can then be regulated for controlling power delivered by the converter. Conventional SPS is thus easy to realize with high efficiency whenever output voltage $V_I$ is close to 1 pu, if reflected input voltage $V_h/n$ is also normalized to 1 pu. On the other hand, if $V_I$ is increased to 2 pu, hard switching occurs, causing efficiency to drop and voltage stress to rise. Evidences demonstrating these effects can be found in Section III and V. To rectify, a new modulation method for addressing $V_I$ close to 2 pu is proposed and illustrated in Fig. 2(b), where gate signals of the new scheme are noticed to be nearly similar to those of conventional SPS. The new scheme however keeps $Q_7$ always off and $Q_8$ always on, instead of pulse-width modulating them. Terminal D in Fig. 1(a) is thus clamped to the lower dc rail of the output full bridge. Spontaneously, $v_{CD}$ changes from a pure ac voltage to one with a dc component, as seen in Fig. 2(b). Since duty ratio of $v_{CD}$ is still 50%, the dc component in $v_{CD}$ is simply $V_I/2$.

This dc component will drop across blocking capacitor $C_{bs}$, implying secondary transformer voltage $v_s$ is still an ac voltage with 50% duty ratio and no dc offset. Its amplitude has however become $V_I/2$. Relying on the same SPS principle, power delivered by the converter can then be controlled by regulating phase angle between $v_{AB}$ and $v_s$, or $v_{AB}$ and $v_{CD}$, since $v_s$ and $v_{CD}$ have the same phase. No extra complexity has hence been introduced by the proposed method. Moreover, because $v_s$ has become $V_I/2$ or 1 pu whenever $V_I$ is at 2 pu, performance of the proposed method is comparable to that of conventional SPS when $V_I$ is close to 1 pu. The same method and dc component can also be introduced across dc blocking capacitor $C_{bp}$ at the input side whenever the reflected input voltage $V_h/n$ is much higher than the output voltage $V_I$. The purpose is to again widen the soft-switching range to improve efficiency. Since the concept remains mostly unchanged, especially when applied to the symmetrical DAB topology, related analyses in the next section onwards will only be presented once for the example of $V_I = V_h/2 = 1$ pu.

III. SOFT-SWITCHING BOUNDARIES

A) Charging Mode

Before efficiency of the DAB can be evaluated, its soft-switching range must be determined. For that, $I_1$ and $I_2$ in Fig. 3 must be calculated, since they are among the main factors affecting ZVS of the converter. Three scenarios covering all possibilities caused by different polarities of $I_1$ and $I_2$ are thus included for evaluation in Fig. 3. For comparison, the evaluation has also been performed for conventional SPS with zero dc blocking voltage or $V_{Cbs} = 0$ and proposed method with $V_{Cbs} = V_I/2$. Details derived are presented as follows.

- Applying conventional SPS with zero dc component or $V_{Cbs} = 0$

\[
\begin{align*}
I_2 & = \frac{-\phi_I (\nu_n + v_I)}{2n_l B_n} = -I_1 \\
I_2 & = I_1 - \frac{(\pi - \phi) \nu_s (\nu_n + v_I)}{2n_l B_n} \\
I_1 & = \frac{-\pi n_1 v_h (\pi - 2\phi)n_v_n}{4n_l B_{L_s}} \\
I_2 & = \frac{-\pi n_1 v_h (\pi - 2\phi)n_v_n}{4n_l B_{L_s}} (2)
\end{align*}
\]

By solving simple trigonometry common to Fig. 3(a) to (c), two common equations for representing them are obtained in (1), which upon rearranged, give (2). Equivalent circuits for representing the input and output full bridges during turn on transient are also shown in Fig. 4(a) and (c), where $C_{oss,2}$ ($\chi = 1-6$) is the internal capacitor in parallel with each power switch $Q_x$. Moreover, because of symmetry of the topology, only events associated with $Q_2$ of the input full bridge and $Q_3$ of the output full bridge will be considered. Beginning with $Q_2$, dynamic equations relating its capacitor $C_{oss,2}$ and series inductor $L_s$ in Fig. 4(a) can be expressed as (3).

\[
\begin{align*}
\frac{dv_{Coss,2}(t)}{dt} & = v_{Coss,2}(t) - [V_h - v_{Coss,2}(t)] - nV_I \\
& = 2v_{Coss,2}(t) - nV_I - V_h \\
\frac{dv_{Coss,2}(t)}{dt} & = -\frac{1}{2} i_p(t) \\
i_p(0) & = \frac{i_s}{n} \\
v_{Coss,2}(0) & = V_h (3)
\end{align*}
\]

Its capacitor voltage can then be derived as (4) with $\omega_2$ defined in (5).

\[
v_{Coss,2}(t) = \frac{V_h - nV_I}{2} \cos(\omega_2 t) - \frac{i_s \omega_2}{2 \pi} \sin(\omega_2 t) + \frac{V_h + nV_I}{2} (4)
\]
\[ \omega_1 = \frac{1}{\sqrt{L_2 C_{oss,Q2}}} \]

By reorganizing (4), (6) is obtained with the definition of \( \theta_1 \) given in (7). From (6) and noting that Zero Voltage Switching (ZVS) of \( Q_2 \) will only happen when its capacitor voltage reaches zero by resonance, ZVS boundary condition of the input full bridge can subsequently be deduced as (8). Substituting (5) to (8) then leads to (9). Next, deadtime must be considered, and should properly be controlled so that the turn on of switch happens when its capacitor voltage falls to the minimum, in order to produce minimum turn on loss. Based on this criterion and according to (6), a guideline for setting deadtime of the input full bridge modulated with SPS in the charging mode can be derived as (10). Substituting (5) and (7) into (10) then yields (11).

\[ v_{Coss,Q2}(t) = \left\{ \begin{align*} &-\left(\frac{V_h-nV_f}{2}\right)^2 + \left(\frac{i_2 \omega_1 L_2}{2n}\right)^2 \cos(\omega_1 t - \theta_1) + \frac{V_h+nV_f}{2}, \\
&\sqrt{\left(\frac{V_h-nV_f}{2}\right)^2 + \left(\frac{i_2 \omega_1 L_2}{2n}\right)^2} \cos(\omega_1 t + \theta_1) + \frac{V_h+nV_f}{2}, \\
&\frac{V_h+nV_f}{2}, \\
&\theta_1 = \arcsin \left[ \frac{i_2 \omega_1 L_2}{\sqrt{\left(\frac{V_h-nV_f}{2}\right)^2 + \left(\frac{i_2 \omega_1 L_2}{2n}\right)^2}} \right] \\
&I_2 \geq \frac{V_h+nV_f}{2n} \sqrt{\frac{n V_f C_{oss,Q2}}{L_2}} \right\} \\
\] (5)

\[ T_{\text{dead,}h,c} = \begin{cases} \frac{\theta_1}{\omega_1}, & (V_h < nV_f) \\
\frac{(\pi - \theta_1)}{\omega_1}, & (V_h \geq nV_f) \end{cases} \] (10)

\[ T_{\text{dead,}h,c} = \begin{cases} \frac{\sqrt{L_2 C_{oss,Q2}} \arcsin \left[ \frac{i_2 L_2}{n^2 C_{oss,Q2} (V_h-nV_f)^2 + i_2^2 L_2} \right]}{V_h < nV_f}, \\
\frac{\sqrt{L_2 C_{oss,Q2}} \arcsin \left[ \frac{i_2 L_2}{n^2 C_{oss,Q2} (V_h-nV_f)^2 + i_2^2 L_2} \right]}{V_h \geq nV_f} \end{cases} \] (11)

As for the output full bridge, its ZVS analysis is easier, because after \( t = t_1, t_2 \) has a relatively small \( dt/\text{dt} \), and can hence be assumed constant at \( I_1 \) over a short duration. The turn on transient of \( Q_5 \) can hence be viewed as the discharge of its capacitor \( C_{oss,Q5} \) by a constant current \( \frac{I_1}{2} \) rather than resonance between \( L_2 \) and \( C_{oss,Q5} \). To discharge voltage of \( C_{oss,Q5} \) from \( V_i \) to 0 then requires (12) to be met, from which ZVS boundary condition of the output full bridge can be derived as (13). It should however be noted that to find the smallest \( I_1 \) using (13), deadtime of the output full bridge must be independently set, which for this work, it is set as \( T_{\text{dead,}i,c} = 200 \) ns during charging.

\[ \frac{L_2}{2} T_{\text{dead,}i,c} \geq C_{oss,Q5} V_i \] (12)

\[ I_1 \geq \frac{2 C_{oss,Q5} V_i}{T_{\text{dead,}i,c}} \] (13)

Applying proposed modulation with non-zero dc component or \( V_{\text{cbs}} = \frac{V_i}{2} \).
With the proposed modulation scheme, the three scenarios shown in Fig. 3 for the conventional SPS scheme are still applicable, but $V_{cb}$ has now changed from 0 to $V_0 / 2$, and $V_s$ has become $V_t / 2$. The equations in (1) then become those in (14), which upon rearranged, yield (15).

$$
I_2 = \frac{\phi_{T_h}(v_a + v_t)}{2} = -I_1
$$

(14)

$$
I_2 = I_1 - \frac{(\pi - \phi)T + (v_a + v_t)}{2n_f L_s}
$$

$$
\begin{align*}
I_1 &= \frac{\pi n^2 V_h - (\pi - \phi) n V_f}{8 n_f L_s} \\
I_2 &= 2\frac{n V_h - (\pi - \phi) n V_f}{8 n_f L_s}
\end{align*}
$$

(15)

In addition, equivalent circuit of the input full bridge during the turn on transient has changed from Fig. 4(a) to (b) due to the extra dc voltage drop across $C_{hs}$ introduced by the modulation scheme. The voltage drop will however not affect equivalent circuit of the output full bridge, which is thus the same as in Fig. 4(c). Returning to Fig. 4(b), dynamic equations for representing the input full bridge can be derived as (16).

$$
\begin{align*}
L_s \frac{dI_p(t)}{dt} &= v_{cass,Q2}(t) - \left[V_h - v_{cass,Q3}(t)\right] + \frac{n V_f}{2} - n V_t \\
C_{ass,Q2} \frac{dv_{cass,Q2}(t)}{dt} &= -I_p(t) \\
v_{cass,Q2}(0) &= V_h
\end{align*}
$$

(16)

From (16), capacitor voltage across $Q_2$ can further be derived as (17) with $\omega_2$ defined as (18).

$$
v_{cass,Q2}(t) = \frac{2V_h - n V_t}{4} \cos(\omega_2 t) - \frac{i_{2o2L_s}}{2n} \sin(\omega_2 t) + \frac{2V_h + n V_f}{4}
$$

(17)

$$
\omega_2 = \frac{1}{\sqrt{2L_s C_{ass,Q2}}}
$$

(18)

With (17) reorganized, (19) is obtained with $\theta_2$ defined in (20). ZVS boundary condition of the input full bridge can then be obtained by demanding $v_{cass,Q2}$ in (19) to become zero. The resulting condition is given in (21), from which (22) can be derived. By next applying the same principle as discussed earlier for SPS, an equation for properly determining deadtime for the input full bridge with the proposed scheme in charging mode can be obtained as (23). Substituting (18) and (20) into (23) eventually yields (24) for computing deadtime that will ensure ZVS for the input full bridge. As for the output full bridge, its ZVS boundary condition remains the same as (13), since the same equivalent circuit in Fig. 4(c) for the output full bridge can be used for representing SPS, as well as the proposed modulation.

$$
v_{cass,Q2}(t) = \left\{
\begin{align*}
&-\frac{(2V_h - n V_t)^2}{4} + \frac{i_{2o2L_s}}{2n} \cos(\omega_2 t - \theta_2) + \frac{2V_h + n V_f}{4}, \\
&\quad (2V_h < n V_t) \\
&\quad (2V_h \geq n V_t)
\end{align*}\right.
$$

(19)

$$
\theta_2 = \arcsin\left[\frac{I_{2o2L_s}}{\sqrt{\frac{(2V_h - n V_t)^2}{4} + \frac{i_{2o2L_s}}{2n} \cos(\omega_2 t - \theta_2) + \frac{2V_h + n V_f}{4}}}ight]
$$

(20)

$$
I_2 \geq n \sqrt{\frac{2n V_h V_{cass,Q2}}{L_s}}
$$

(21)

$$
T'_{\text{dead,h,c}} = \frac{\theta_2 + \omega_2}{\omega_2}
$$

(22)

Now, from (2), (15), (25), (9), (13) and (22), maps for showing soft-switching and hard-switching regions of the DAB during charging with different loads, output voltage levels and modulation schemes are obtained, as provided in Fig. 5. Parameter values used for plotting the maps are also listed in TABLE II, where the load used for normalization is the maximum load obtained when $\phi = \pi / 2$ and $V_t = 1$ pu in (25). Particularly, the map in Fig. 5(a) has shown that DAB with SPS has kept a wide soft-switching range at $V_i$ close to 1 pu, but as $V_t$ deviates from unity, this range narrows significantly. A similar pattern applies to the proposed modulation scheme in Fig. 5(b), except the widest soft-switching range has moved from $V_i = 1$ pu to 2 pu. Thus, if SPS is used around $V_i = 1$ pu and the proposed modulation is activated around $V_i = 2$ pu to form a hybrid modulation scheme, two wide soft-switching ranges can be obtained at $V_i$ close to 1 pu and 2 pu, as shown in Fig. 5(c).

$$
p = \frac{\pi}{2} V_{cbs}, (V_{cbs} = 0)
$$

(25)

B) Discharging Mode

Similarly, during discharging, there are three scenarios determined by the polarities of $I_2$ and $I_1$, as shown in Fig. 6, where $I_2$ and $I_1$ are still aligned with the turn off of $Q_3$ at $t_2$ and $Q_4$ at $t_1$, respectively. Evaluation of their soft-switching ranges can hence also be performed for SPS and the proposed modulation, as presented below.

- Applying conventional SPS with no dc voltage component

$$
I_2 = \frac{1}{2n} T_{\text{dead,h,d}} \geq C_{ass,Q2} V_h
$$

(26)

$$
I_2 \geq \frac{2C_{ass,Q2}V_h}{n T_{\text{dead,h,d}}}
$$

(27)

By solving common trigonometry found in Fig. 6(a) to (c), expressions for $I_1$ and $I_2$ during discharging can be obtained, but are not provided here, since they are similar to those in (2) derived earlier for the charging mode. Equivalent circuits of the converter during discharging are however different from those during charging, and are hence provided in Fig. 7. Particularly, in Fig. 7(a), discharging current flowing through $C_{ass,Q2}$ at the input full bridge has been assumed constant, since $i_s$ has a relatively small $di/dt$. ZVS boundary condition of the input full bridge can thus be determined by solving (26) to obtain (27), where deadtime
Fig. 5. Maps obtained with (a) conventional SPS, (b) proposed modulation, and (c) hybrid modulation for showing soft-switching and hard-switching regions of DAB during charging at different loads and output dc voltages.

Fig. 6. Gate signals, voltages and currents of DAB during discharging with (a) \( I_1 \geq 0, I_2 \geq 0 \), (b) \( I_1 \geq 0, I_2 < 0 \), and (c) \( I_1 < 0, I_2 \geq 0 \).

Fig. 7. Equivalent circuits of (a) input full bridge at \( t = t_2 \), (b) output full bridge at \( t = t_1 \) with \( V_{\text{bs}} = 0 \), and (c) output full bridge at \( t = t_1 \) with \( V_{\text{bs}} = V_h/2 \) during ZVS discharging.

\( T_{\text{dead,h,d}} \) has been set to 200 ns. On the other hand, equivalent circuit of the output full bridge is provided in Fig. 7(b), from which dynamic equations for relating capacitor \( C_{\text{oss,Q5}} \) and series inductor \( L_s/n^2 \) are derived as (28). Voltage across \( C_{\text{oss,Q5}} \) is then determined as (29), where \( \omega_3 \) in it is defined as (30).

\[
C_{\text{oss,Q5}} \frac{dv_{\text{Coss,Q5}}}{dt} = 2v_{\text{Coss,Q5}}(t) - V_l - \frac{V_h}{n} \\
v_{\text{Coss,Q5}}(0) = V_l \\
\frac{dv_{\text{Coss,Q5}}}{dt} = -\frac{1}{2}i(t) \\
i(t) = \frac{V_h}{n} - v_{\text{Coss,Q5}}(t) \\
\omega_3 = \frac{n}{\sqrt{L_sC_{\text{oss,Q5}}}} \\
\text{(28)}
\]

To again ensure voltage of \( C_{\text{oss,Q5}} \) does reach zero, (33) is derived, which upon reorganized, gives (34). Equation (34) is thus the boundary condition of the output full bridge, which upon fulfilled, guarantees ZVS of \( Q_5 \) when driven by SPS during discharging. With deadtime considered, its duration for the output full bridge is obtained as (35) based on the same explanation discussed earlier for the charging mode. Substituting (30) and (32) into (35) finally leads to (36).

\[
v_{\text{Coss,Q5}}(t) = \begin{cases} 
\sqrt{nV_l - V_h - \left( \frac{L_s}{2n^2} \right)^2 \cos(\omega_3 t - \theta_3) + \frac{nV_l + V_h}{2n}}, & (V_h < nV_l) \\
\sqrt{nV_l - V_h - \left( \frac{L_s}{2n^2} \right)^2 \cos(\omega_3 t - \theta_3) + \frac{nV_l + V_h}{2n}}, & (V_h \geq nV_l)
\end{cases} \\
\text{(31)}
\]
\[ \theta_3 = \arcsin \left( \frac{l_1 \omega_3 L_4}{2n} \right) \]  

(32)  

\[ \sqrt{(\frac{nV_l-V_h}{2n})^2 + \frac{l_1 \omega_3 L_4}{n^2}} \geq \frac{nV_l+V_h}{2n} \]  

(33)  

\[ I_1 \geq 2 \sqrt{\frac{nV_l \nu_{coss,qs}}{L_s}} \]  

(34)  

\[ T_{\text{dead,ld}} = \left\{ \begin{array}{ll} \pi - \theta_3 & (V_h < nV_l) \\ \theta_3 & (V_h \geq nV_l) \end{array} \right. \]  

(35)  

\[ T'_{\text{dead,ld}} = \left\{ \begin{array}{ll} \pi - \theta_4 & (2V_h < nV_l) \\ \theta_4 & (2V_h \geq nV_l) \end{array} \right. \]  

(36)  

- Applying proposed modulation with nonzero dc voltage component or \( V_{\text{cbs}} = \frac{V_l}{2} \)  

After changing to the proposed modulation, (14) can again be obtained by solving trigonometry found in Fig. 6(a) to (c), from which similar expressions for \( I_1 \) and \( I_2 \) as in (15) can be derived. Equivalent circuit for the output full bridge during ZVS has however changed from Fig. 7(b) to (c), since \( V_{\text{cbs}} \) has changed from 0 to \( \frac{V_l}{2} \). Dynamic equations for relating capacitor \( C_{\text{oss,qs}} \) and series inductor \( l_1 \) in Fig. 6 can hence be derived as (37), from which voltage across \( C_{\text{oss,qs}} \) can be obtained as (38) with \( \omega_4 \) defined as (39). Voltage across \( C_{\text{oss,qs}} \) in (38) can further be reorganized as (40) with \( \theta_4 \) defined as (41). Appropriate boundary condition is then acquired as (42), before simplifying to (43). According to (40), deadtime of the discharging output full bridge using the proposed modulation scheme can also be expressed as (44), which upon substituted with expressions for \( \omega_4 \) in (39) and \( \theta_4 \) in (41), yields (45).  

\[ \frac{L_s}{n^2} \frac{d}{d(t)} \left( \frac{L_s}{C_{\text{oss,qs}}(t)} \right) = -\frac{V_h}{n} + \frac{1}{2} V_l - \left[ V_l - V_{c_{\text{oss,qs}}}(t) \right] \]  

(37)  

Now, \( C_{\text{oss,qs}}(0) = I_1 \) \( v_{c_{\text{oss,qs}}}(0) = V_l \) \[ v_{c_{\text{oss,qs}}}(t) = \frac{nV_l - 2V_h}{2n} \cos(\omega_4 t) - \frac{l_1 \omega_4 L_4}{n^2} \sin(\omega_4 t) + \frac{nV_l + 2V_h}{2n} \]  

(38)  

\[ \omega_4 = \sqrt{n C_{\text{oss,qs}}} \]  

(39)  

\[ v_{c_{\text{oss,qs}}}(t) = \left\{ \begin{array}{ll} \left( \frac{nV_l - 2V_h}{2n} \right)^2 + \frac{l_1 \omega_4 L_4}{n^2} \cos(\omega_4 t + \theta_4) + \frac{nV_l + 2V_h}{2n} \cos(\omega_4 t) - \theta_4 & (2V_h \leq nV_l) \\ \left( \frac{nV_l - 2V_h}{2n} \right)^2 + \frac{l_1 \omega_4 L_4}{n^2} \cos(\omega_4 t) + \frac{nV_l + 2V_h}{2n} \cos(\omega_4 t) + \theta_4 & (2V_h \geq nV_l) \end{array} \right. \]  

(40)  

From (2), (15), (25), (27), (34), and (43), maps in Fig. 8 can then be obtained for projecting soft-switching and hard-switching regions of the DAB when it discharges with different load and output dc voltage conditions. Specifically, the first two maps in Fig. 8(a) and (b) show that conventional SPS achieves the widest soft-switching range when \( V_l \) is close to 1 pu, while the proposed modulation has its widest soft-switching range moved close to \( V_l = 2 \) pu. Therefore, if modulation is switched from conventional SPS to the proposed scheme as \( V_l \) increases from 1 pu to 2 pu, the converter will favorably have two widest soft-switching ranges located at close to \( V_l = 1 \) pu and 2 pu.  

IV. CIRCULATING POWER  

It should be emphasized that identification of soft-switching boundaries above is mainly related to switching losses of devices like MOSFETs used for this work. Another critical factor affecting efficiency of a DAB is its circulating power, known to raise conduction losses of the MOSFETs and passive components. Circulating power of the converter is therefore determined for SPS and the proposed modulation. More specifically, it is determined by calculating discharging power when the DAB is charged as in Fig. 3, and charging power when the DAB is discharged as in Fig. 6. The observation noted is charging and discharging of the DAB have no influence on the circulating power. The factor that affects it is the voltage offset \( V_{\text{cbs}} \). More details are provided as follows for each of the studied schemes.  

- Applying conventional SPS with no dc voltage component or \( V_{\text{cbs}} = 0 \)  

In this case, amplitudes of \( v_{AB} \) and \( v_s \) are \( V_h \) and \( V_l \), respectively, and by multiplying \( v_s \) and \( i_s \) during discharging in Fig. 3(a) to (c) or charging in Fig. 6(a) to (c), (46) to (48) can be obtained. Further simplification and consolidation lead to the more compact expression in (49) for circulating power.  

\[ Q = \frac{2 - i_s^2 - i_s^2}{1 - i_s^2 - i_s^2} \sqrt{\frac{0.5V_s}{0.5V_s}} \]  

(46)  

\[ Q = \frac{i_s^2 - i_s^2 \cos^2(\omega_4 t)}{1 - i_s^2 - i_s^2 \sin^2(\omega_4 t)} \sqrt{\frac{0.5V_s}{0.5V_s}} \]  

(47)
normalised confirms that he 0.11 0.21 Normalised load line 0.5

\[ Q = \begin{cases} \frac{\phi_{l1}v_{l1} + (\pi - \phi)(l_1 - l_2)^2}{2\pi(l_1 + l_2)} & (l_1 \geq 0 \text{ and } l_2 \geq 0) \\ \frac{0.5l_2}{2(l_1 + l_2)} & (l_1 \geq 0 \text{ and } l_2 < 0) \\ (l_1 < 0 \text{ and } l_2 \geq 0) \\ \end{cases} \] (48)

Applying proposed modulation with nonzero dc voltage component or \( V_{CBS} = \frac{v_l}{2} \)

A change to the proposed modulation will still keep amplitude of \( v_{AB} \) at \( V_h \), but will change that of \( v_s \) to \( \frac{v_l}{2} \). Equations (46) to (48) will then change to (50) to (52), which upon consolidated, lead to the compact circulating power expression in (53). Additionally, it should be mentioned that active power of the DAB can still be computed using (25), even if operation changes from charging to discharging.

\[ Q = \begin{cases} \frac{-l_1 - l_2 + (\pi - \phi)(l_1 - l_2)^2}{2\pi(l_1 + l_2)} & (l_1 \geq 0 \text{ and } l_2 \geq 0) \\ \frac{\phi_{l1}v_{l1}}{4\pi(l_1 + l_2)^2} & (l_1 \geq 0 \text{ and } l_2 < 0) \\ \frac{(\pi - \phi)(l_1 - l_2)^2}{4\pi(l_1 + l_2)^2} & (l_1 < 0 \text{ and } l_2 \geq 0) \\ \end{cases} \] (52)

Then, according to (2), (15), (25), (49), and (53), circulating power of the DAB can be expressed as a function of load and output voltage. The function can be used for plotting maps for different modulation schemes, as provided in Fig. 9. Particularly, in Fig. 9(a), a wide range with low \( Q/P \) is achievable by the conventional SPS scheme close to \( V_l = 1 \ pu \), while in Fig. 9(b), the desired wide range has been shifted to \( V_l = 2 \ pu \) after activating the proposed scheme. Therefore, with a hybrid combination of both strategies, Fig. 9(c) exactly confirms that wide ranges with low \( Q/P \) can be achieved near both \( V_l = 1 \ pu \) and \( 2 \ pu \).

Finally, for ease of comparison, soft-switching, active power and circulating power expressions of the DAB under different operating conditions are summarized in TABLE I. Collectively, they show that charging and discharging have no impact on the calculation of \( l_1, l_2 \), active power and circulating power, but they do affect the soft-switching conditions. In contrast, modulation methods influence all the mentioned parameters.
TABLE I. SOFT-SWITCHING CONDITIONS AND CIRCULATING POWER EXPRESSIONS OF DAB WITH DIFFERENT MODULATION METHODS AND OPERATIONAL MODES.

<table>
<thead>
<tr>
<th>Soft switching condition</th>
<th>Input side full bridge</th>
<th>Output side full bridge</th>
<th>Active power</th>
<th>Circulating power</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Charging mode</strong></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>SPS</td>
<td>$l_2 \geq 2nV_{lmax,2}V_l/V_s$ [13.1] $l_2 = 2V_{max,2}V_l/T_{dead,f,c}$ [13.2] $l_2 = 2V_{max,2}V_l/(2\pi\sqrt{2}\phi_1)\phi_y$ [13.3] $l_1 = \frac{nV_{lmax,2}V_l}{2\pi\sqrt{2}\phi_1\phi_y} \phi_y - l_2$ [13.4]</td>
<td>$l_1 \geq 2C_{max,2}V_l/V_s$ [13.5] $l_1 = 2V_{max,2}V_l/T_{dead,f,c}$ [13.6] $l_1 = 2V_{max,2}V_l/(2\pi\sqrt{2}\phi_1)\phi_y$ [13.7] $l_1 = \frac{nV_{lmax,2}V_l}{2\pi\sqrt{2}\phi_1\phi_y} \phi_y - l_2$ [13.8]</td>
<td>$\frac{\phi_1V_l}{2(f_{1+2}+\phi_1)\phi_y}$ [13.9] [(l_1 \geq 0 \text{ and } l_2 \geq 0)]</td>
<td>[(l_1 \geq 0 \text{ and } l_2 &lt; 0)]</td>
</tr>
<tr>
<td>Proposed scheme</td>
<td>$l_2 \geq \frac{2V_{lmax,2}V_l}{T_{dead,f,c}}$ [13.10] $l_2 = \frac{2V_{lmax,2}V_l}{2\pi\sqrt{2}\phi_1\phi_y}$ [13.11]</td>
<td>$l_1 \geq 2C_{max,2}V_l/V_s$ [13.12] $l_1 = 2V_{max,2}V_l/T_{dead,f,c}$ [13.13] $l_1 = 2V_{max,2}V_l/(2\pi\sqrt{2}\phi_1)\phi_y$ [13.14] $l_1 = \frac{nV_{lmax,2}V_l}{2\pi\sqrt{2}\phi_1\phi_y} \phi_y - l_2$ [13.15]</td>
<td>$\frac{\phi_1V_l}{2(f_{1+2}+\phi_1)\phi_y}$ [13.16] [(l_1 \geq 0 \text{ and } l_2 \geq 0)]</td>
<td>[(l_1 \geq 0 \text{ and } l_2 &lt; 0)]</td>
</tr>
<tr>
<td><strong>Discharging mode</strong></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>SPS</td>
<td>$l_2 \geq \frac{2V_{lmax,2}V_l}{T_{dead,f,c}}$ [13.17] $l_2 = \frac{2V_{lmax,2}V_l}{2\pi\sqrt{2}\phi_1\phi_y}$ [13.18]</td>
<td>$l_1 \geq 2C_{max,2}V_l/V_s$ [13.19] $l_1 = 2V_{max,2}V_l/T_{dead,f,c}$ [13.20] $l_1 = 2V_{max,2}V_l/(2\pi\sqrt{2}\phi_1)\phi_y$ [13.21] $l_1 = \frac{nV_{lmax,2}V_l}{2\pi\sqrt{2}\phi_1\phi_y} \phi_y - l_2$ [13.22]</td>
<td>$\frac{\phi_1V_l}{2(f_{1+2}+\phi_1)\phi_y}$ [13.23] [(l_1 \geq 0 \text{ and } l_2 \geq 0)]</td>
<td>[(l_1 \geq 0 \text{ and } l_2 &lt; 0)]</td>
</tr>
<tr>
<td>Proposed scheme</td>
<td>$l_2 \geq \frac{2V_{lmax,2}V_l}{T_{dead,f,c}}$ [13.24] $l_2 = \frac{2V_{lmax,2}V_l}{2\pi\sqrt{2}\phi_1\phi_y}$ [13.25]</td>
<td>$l_1 \geq 2C_{max,2}V_l/V_s$ [13.26] $l_1 = 2V_{max,2}V_l/T_{dead,f,c}$ [13.27] $l_1 = 2V_{max,2}V_l/(2\pi\sqrt{2}\phi_1)\phi_y$ [13.28] $l_1 = \frac{nV_{lmax,2}V_l}{2\pi\sqrt{2}\phi_1\phi_y} \phi_y - l_2$ [13.29]</td>
<td>$\frac{\phi_1V_l}{2(f_{1+2}+\phi_1)\phi_y}$ [13.30] [(l_1 \geq 0 \text{ and } l_2 \geq 0)]</td>
<td>[(l_1 \geq 0 \text{ and } l_2 &lt; 0)]</td>
</tr>
</tbody>
</table>

V. SELECTION OF DC BLOCKING CAPACITORS

![DC blocking capacitor diagram](image)

DC blocking capacitor $C_{bs}$, redrawn in Fig. 10(a), is for blocking dc voltage component of the output full bridge from appearing across the transformer. According to notations marked in Fig. 10(a), dc voltage across $C_{bs}$ will then be $V_{l}/2$, if the proposed modulation is applied. To show that this dc capacitive voltage will automatically be sustained, the simple transformer representation shown in Fig. 10(a) will be considered, where $L_m$ and $l_m$ represent its magnetizing inductance and current, respectively. Corresponding magnetic B-H curve of the transformer is also shown in Fig. 10(b), where it should ideally be centered at the origin with no dc component introduced. Looping around the origin is then caused by $V_{ac}$, which according to Fig. 10(a), is the ac component of $V_{CD}$. In case a disturbance now causes voltage of $C_{bs}$ to become $V_{bs} > V_{l}/2$, winding voltage $v_s$ of the transformer will undesirably have a negative dc component, whose effects are to shift the B-H curve in Fig. 10(b) to the third quadrant, and introduce a negative dc component to the magnetizing current $i_m$. According to Fig. 10(a), the negative dc current then discharges $C_{bs}$, causing its voltage $V_{bs}$ to return to $V_{l}/2$. The same reasoning can be applied to an initial $V_{bs} < V_{l}/2$, which in that case, will cause $C_{bs}$ to charge toward $V_{bs} = V_{l}/2$. It is hence appropriate to conclude that $V_{bs}$ will eventually stabilize at $V_{l}/2$, regardless of its initial condition.

Another concern of the dc blocking capacitor $C_{bs}$ is its voltage ripple caused by charging and discharging within a period. This voltage ripple, if too large, can affect proper operation of the DAB. It is thus analyzed by first solving trigonometry found in Fig. 3 and Fig. 6, from which maximum voltage ripple of $C_{bs}$ is evaluated as:

$$\Delta V_{C_{bs,max}} = \frac{1}{C_{bs}} \left[ \frac{2}{l_1 + l_2} \frac{\phi_1}{2\pi} \right]$$

By simplifying (54) to (56), a more compact form of the maximum voltage ripple is acquired as:

$$\Delta V_{C_{bs,max}} = \frac{4\pi C_{bs}}{(l_1 + l_2)^2}$$

Pictorially, voltage ripple of $C_{bs}$ can also be illustrated in Fig. 11, where Fig. 11(a) shows it increasing with load and $V_{l}$. Despite that, its amplitude has been kept under 0.02 pu over almost the full operational range, even with only 22 μF.
TABLE II. PERFORMANCE COMPARISON OF VARIOUS MODULATION SCHEMES FOR DAB CONVERTERS.

<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>Max power</td>
<td>1 pu</td>
<td>1 pu</td>
<td>1 pu</td>
<td>1 pu</td>
<td>0.5 pu</td>
<td>0.5 pu</td>
</tr>
<tr>
<td>Voltage range with high efficiency</td>
<td>Narrow (around 1 pu)</td>
<td>Medium</td>
<td>Medium</td>
<td>Wide</td>
<td>Narrow (around 2 pu)</td>
<td>Medium</td>
</tr>
<tr>
<td>Independent control freedom degree</td>
<td>1</td>
<td>2</td>
<td>2</td>
<td>3</td>
<td>1</td>
<td>2</td>
</tr>
<tr>
<td>Control complexity</td>
<td>Low</td>
<td>Medium</td>
<td>Medium</td>
<td>High</td>
<td>Low</td>
<td>Medium</td>
</tr>
<tr>
<td>Nonlinearity</td>
<td>Low</td>
<td>Medium</td>
<td>Medium</td>
<td>High</td>
<td>Low</td>
<td>Medium</td>
</tr>
</tbody>
</table>

![Diagram](image)

Note: "0.005", "0.01", "0.02", "0.03" means the normalized voltage ripple of $C_{bs}$. Fig. 11. Voltage ripple across $C_{bs}$ as (a) function of load and $V_I$ when $C_{bs} = 22 \mu F$, and (b) function of load and capacitance when $V_I = 1$ pu in case of SPS or $V_I = 2$ pu in case of proposed scheme.

used as $C_{bs}$. No doubt, changing the capacitance will influence the voltage ripple. Some typical variations for demonstrating it are included in Fig. 11(b), where $V_I = 1$ pu in case of SPS and 2 pu in case of the proposed PWM. Other than voltage ripple, current stress experienced by the capacitor may also be critical, since it may cause damages due to overheating. Connecting capacitors in parallel to share the current stress is thus relatively common. The same considerations may also be applied to $C_{hp}$ on the other side of the transformer, as shown in Fig. 1(a). Its blocked dc voltage will then be $V_h/2$, instead of $V_f/2$.

VI. COMPARISON WITH OTHER MODULATION SCHEMES

As explained, by inserting a voltage offset across the dc blocking capacitor $C_{bs}$, the DAB converter in Fig. 1(a) can achieve improved performance when its dc output voltage is around 2 pu. This method should preferably be used in situation, where the pulsating voltage generated by the output full bridge contains both a non-zero dc component and a symmetrical ac component. Any asymmetrical ac voltage will significantly complicate the converter operation. Thus, for a two-level full bridge, the symmetrical ac component can only be a square waveform with 50% duty cycle, if a non-zero dc component must be produced too. An example waveform labeled as $v_{ex}$ is provided in Fig. 2(b). On the other hand, voltage waveform generated by the input full bridge can be more flexible with duty cycle of either 50% symmetrical or less than 50% asymmetrical. The former corresponds to the technique proposed, which for easier identification among other techniques compared in this section, is referred to as Quasi-SPS. The latter is then named as Quasi-EPS, where EPS means Extended Phase Shift modulation discussed in [7-13] and mentioned in Section I. Other acronyms of techniques, such as DPS and TPS, have also been mentioned in Section I.

Performance expectations of the six techniques, notated as SPS, EPS, DPS, TPS, Quasi-SPS and Quasi-EPS, have then been summarized in Table II, where the first four techniques have clearly been mentioned as able to improve efficiency of the DAB. However, their implementation complexities may be burdensome, as compared to SPS. More specifically, there are two parameters of EPS or DPS, and three parameters of TPS that need tuning for controlling the delivered power. Impacts of these parameters on efficiency are also coupled, making it tough to locate their optimal values that will maximize efficiency. Although analytical methods have since been proposed for finding the optimal operating point, they usually rely on offline look-up tables to avoid excessive computational burdens [22]. Such offline tables will usually compromise dynamics of the DAB, which may be why no simulation and experimental results have been included in the literature for dynamic verification. Other methods suggested are to fix one parameter of EPS or DPS, or two parameters of TPS, leaving only one degree of freedom for tuning. No doubt, tuning has become much easier, but optimal efficiency cannot always be guaranteed. Attractiveness of these techniques are therefore not always justified, especially if they introduce strong nonlinearities to the DAB, which may toughen its controller design and stability analysis. As a result, SPS and its improvements like the Quasi-SPS proposed in this paper may be better choices, if dynamics and simple analysis for predicting stability are of greater concerns [32-34].

VII. EXPERIMENTAL RESULTS

![Figure 12](image)
TABLE III. PARAMETERS USED FOR EXPERIMENTS.

<table>
<thead>
<tr>
<th>Parameters</th>
<th>Values</th>
</tr>
</thead>
<tbody>
<tr>
<td>Nominal power</td>
<td>1500 W</td>
</tr>
<tr>
<td>Input side voltage</td>
<td>200 V</td>
</tr>
<tr>
<td>$V_i$</td>
<td>2 pu</td>
</tr>
<tr>
<td>Turn ratio of the transformer $n$:</td>
<td>3.5:1</td>
</tr>
<tr>
<td>Output side voltage</td>
<td>$0.8 - 2.2$ pu</td>
</tr>
<tr>
<td>Series inductor $L_s$</td>
<td>40 $\mu$H</td>
</tr>
<tr>
<td>Switching frequency $f_s$</td>
<td>100 kHz</td>
</tr>
<tr>
<td>DC blocking capacitor $C_{bs}$</td>
<td>10 $\mu$F x 8</td>
</tr>
<tr>
<td>Energy related output capacitors $C_{oss, Q1}$</td>
<td>158 pF</td>
</tr>
<tr>
<td>Energy related output capacitors $C_{oss, Q5}$</td>
<td>401 pF x 2</td>
</tr>
<tr>
<td>$C_{oss, Q5}$ (IPP110N20N3 G) (two in parallel)</td>
<td></td>
</tr>
</tbody>
</table>

Fig. 13. Voltage and current waveforms of DAB during charging when (a) $V_i = 1$ pu with full load and conventional SPS, (b) $V_i = 1$ pu with 1/6 load and conventional SPS, (c) $V_i = 2$ pu with full load and proposed modulation, and (d) $V_i = 2$ pu with 1/6 load and proposed modulation.

A test platform has been established for verification, as shown in Fig. 12. Parameters used for the tests have also been provided in Table III. As a start, Fig. 13 shows that by using the proposed modulation at $V_i = 2$ pu during charging, the converter produces the same transformer current and voltage as those of the conventional SPS scheme at $V_i = 1$ pu. Design challenges imposed on the transformer, in terms of adapting well over a wide $V_i$ range from 1 pu to 2 pu, can hence be reduced. Moreover, it can be seen that $v_{CD}$ has changed from an ac waveform with voltage levels $\pm V_i$ to an ac+dc waveform with voltage levels $V_i$ and 0, when changed from SPS to the proposed modulation. As a result, voltage drop $V_{CD}$ across the dc blocking capacitor has changed from 0 to $V_i/2$.

Fig. 14. Voltage and current waveforms obtained with (a) conventional SPS and (b) proposed modulation when $V_i = 1.4$ pu during charging.

Fig. 15. ZVS performances obtained with (a) conventional SPS and (b) proposed modulation when $V_i = 1.4$ pu during charging.

Next, Fig. 14 shows different internal voltage and current waveforms of the converter during charging for the two modulation schemes. With the proposed modulation, $v_x$ is obviously halved. Gradient $di/dt$ in between $I_1$ and $I_2$ is thus increased, resulting in a larger $I_2$. According to the soft-switching conditions listed in Table I, a larger $I_2$ in turn helps the input full bridge to achieve ZVS, as proven by waveforms shown in Fig. 15. As a result, efficiency of the DAB with the proposed modulation has increased from 88.4% to 94.8%. Here, efficiency of the converter has been thoroughly measured with a Precision Power Analyzer PPA5530. The values read during charging have been tabulated in Table IV and plotted as curves in Fig. 16. Clearly, Fig. 16(a) confirms that with SPS, efficiency of the DAB peaks close to $V_i = 1$ pu, before drastically dropping as $V_i$ increases. On the other hand, Fig. 16(b) shows that
with SPS replaced by the proposed modulation when $V_l$ rises above 1.3 pu, efficiency of the DAB reverses and peaks again as $V_l$ approaches 2 pu. Corresponding results for the discharging mode have also been given from Fig. 17 to Fig. 20, and in Table V. Similar improvements, like a second peak efficiency close to $V_l = 2$ pu, have again been observed with the proposed scheme. Efficient bidirectional features of the DAB have hence been ensured by simply activating the proposed modulation. It should however be mentioned that for optimal overall performance, the converter should be designed to deliver maximum load close to 1 pu or 2 pu, at which efficiency peaks, rather than between them, where a minimum exists.

At times, it may also be of interest to analyze internal heat distribution among components of the DAB. For that, calculated loss breakdown is shown in Fig. 21, in case of $V_l$ changing from 1 pu to 2 pu. As seen, when $V_l$ changes from 1 pu to 1.4 pu, SPS modulation causes iron losses of the transformer $P_{T_{Fe}}$ and inductor $P_{L_{Fe}}$ to increase, since magnetic flux density $B_m$ increases with voltage. Meanwhile, the output full bridge at a higher voltage changes from soft-switching to hard-switching, since $I_d$ changes from positive to negative. Its turn-on losses will hence increase significantly, as seen from Fig. 15 and Fig. 19. Simultaneously, turn-off losses of the input full bridge will also increase due to a higher $I_t$, as seen from Fig. 15(a) and Fig. 19(a).

Instead, if SPS is replaced by the proposed modulation at $V_l = 1.4$ pu, $I_d$ returns to positive, and the output full bridge changes from hard-switching to soft-switching again. Turn off losses of the input full bridge also decreases, as $I_t$ becomes smaller. As $V_l$ increases further to 2 pu, $I_d$ becomes smaller, while $I_t$ becomes larger. Their respective effects are lower turn-off losses for the output full bridge and higher turn-off losses for the input full bridge. Deeper reduction of losses as $V_l$ approaches 2 pu may also be justified from the

---

**TABLE IV. EFFICIENCY OF DAB DURING CHARGING.**

<table>
<thead>
<tr>
<th>Load (W)</th>
<th>200</th>
<th>300</th>
<th>400</th>
<th>500</th>
<th>600</th>
<th>700</th>
<th>800</th>
<th>900</th>
<th>1000</th>
<th>1100</th>
<th>1200</th>
<th>1300</th>
<th>1400</th>
<th>1500</th>
</tr>
</thead>
<tbody>
<tr>
<td>PWM 1</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>$V_l$ (pu)</td>
<td>0.8</td>
<td>0.881</td>
<td>0.923</td>
<td>0.946</td>
<td>0.962</td>
<td>0.962</td>
<td>0.957</td>
<td>0.950</td>
<td>0.942</td>
<td>0.933</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>1.0</td>
<td>0.912</td>
<td>0.970</td>
<td>0.973</td>
<td>0.970</td>
<td>0.967</td>
<td>0.964</td>
<td>0.960</td>
<td>0.956</td>
<td>0.950</td>
<td>0.944</td>
<td>0.932</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>1.2</td>
<td>0.744</td>
<td>0.826</td>
<td>0.875</td>
<td>0.912</td>
<td>0.940</td>
<td>0.956</td>
<td>0.956</td>
<td>0.955</td>
<td>0.952</td>
<td>0.949</td>
<td>0.945</td>
<td>0.941</td>
<td>0.940</td>
</tr>
<tr>
<td></td>
<td>1.4</td>
<td>0.630</td>
<td>0.713</td>
<td>0.785</td>
<td>0.831</td>
<td>0.850</td>
<td>0.884</td>
<td>0.904</td>
<td>0.924</td>
<td>0.934</td>
<td>0.943</td>
<td>0.941</td>
<td>0.940</td>
<td>0.935</td>
</tr>
<tr>
<td>PWM 2</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>$V_l$ (pu)</td>
<td>1.6</td>
<td>0.871</td>
<td>0.905</td>
<td>0.930</td>
<td>0.945</td>
<td>0.955</td>
<td>0.948</td>
<td>0.941</td>
<td>0.926</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>1.8</td>
<td>0.906</td>
<td>0.944</td>
<td>0.970</td>
<td>0.971</td>
<td>0.967</td>
<td>0.963</td>
<td>0.958</td>
<td>0.953</td>
<td>0.947</td>
<td>0.937</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>2.0</td>
<td>0.907</td>
<td>0.972</td>
<td>0.972</td>
<td>0.970</td>
<td>0.967</td>
<td>0.965</td>
<td>0.961</td>
<td>0.957</td>
<td>0.951</td>
<td>0.947</td>
<td>0.935</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>2.2</td>
<td>0.824</td>
<td>0.886</td>
<td>0.932</td>
<td>0.956</td>
<td>0.964</td>
<td>0.964</td>
<td>0.961</td>
<td>0.959</td>
<td>0.954</td>
<td>0.951</td>
<td>0.946</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Note: 'PWM 1' is the conventional SPS, 'PWM 2' is the proposed modulation.

---

**Fig. 16.** Efficiencies of DAB obtained with (a) conventional SPS and (b) hybrid modulation during charging.

**Fig. 17.** Voltage and current waveforms of DAB during discharging when (a) $V_l = 1$ pu with full load and conventional SPS, (b) $V_l = 1$ pu with 1/6 load and conventional SPS, (c) $V_l = 2$ pu with full load and proposed modulation, and (d) $V_l = 2$ pu with 1/6 load and proposed modulation.
smaller circulating power read from Fig. 9, which will cause conduction losses of the full bridges and inductive components to be smaller. Magnetically, it should separately be emphasized that at $V_L = 1.4\, \text{pu}$, activation of the proposed modulation causes winding voltages to nearly halve. That causes iron losses of the transformer to drop prominently, but as $V_L$ approaches 2 pu, they increase with the winding voltages. This trend is however not followed by iron losses of the inductors, whose voltages and hence iron losses decrease, as $V_L$ increases toward 2 pu.

Next, dynamic transitions between charging and discharging modes of the DAB with the proposed modulation are shown in Fig. 22. As expected, the mode changes are realized by regulating phase angle between $v_{AB}$ and $v_{CD}$ from lagging to leading, and vice versa, as reflected by the two zoomed-in views at the top of Fig. 22. Transitions between SPS and the proposed modulation are also shown in Fig. 23, which according to the zoomed-in views at the top of the figure, have been realized gradually, rather than abruptly. To explain, it should be recapped that the proposed modulation requires phase leg formed by $Q_7$ and $Q_8$ to have zero duty cycle, while SPS requires it to have 50% duty cycle. These two requirements, respectively, result in those two $v_{CD}$ waveforms shown in the first and third zoomed-in views at the top of Fig. 23. A smoother transition between them will then require the duty cycle to change gradually between 0 and 50%. As an example, an intermediate middle zoomed-in view has been inserted at the top of Fig. 23. That view shows a nonzero duty cycle smaller than 50% for the phase leg formed by $Q_7$ and $Q_8$, which has in turn caused $v_{CD}$ to be positive over half a period, but negative over an interval shorter than half a period. In the remaining time, $v_{CD}$ is at zero. Voltage $v_{CD}$ is thus asymmetrical, which will in turn cause current $i_k$ to become asymmetrical during the transitional time between modulation schemes. Nevertheless, the illustrated gradual transition is smooth with no large overshoot in voltage or current observed.
TABLE V. EFFICIENCY OF DAB DURING DISCHARGING.

<table>
<thead>
<tr>
<th>Load (W)</th>
<th>200</th>
<th>300</th>
<th>400</th>
<th>500</th>
<th>600</th>
<th>700</th>
<th>800</th>
<th>900</th>
<th>1000</th>
<th>1100</th>
<th>1200</th>
<th>1300</th>
<th>1400</th>
<th>1500</th>
</tr>
</thead>
<tbody>
<tr>
<td>PWM 1</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>0.8</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>0.8</td>
<td>0.906</td>
<td>0.933</td>
<td>0.953</td>
<td>0.963</td>
<td>0.959</td>
<td>0.954</td>
<td>0.946</td>
<td>0.936</td>
<td>0.936</td>
<td>0.956</td>
<td>0.950</td>
<td>0.942</td>
<td>0.931</td>
</tr>
<tr>
<td>PWM 2</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>1.0</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>1.0</td>
<td>0.876</td>
<td>0.924</td>
<td>0.965</td>
<td>0.970</td>
<td>0.966</td>
<td>0.963</td>
<td>0.960</td>
<td>0.956</td>
<td>0.950</td>
<td>0.942</td>
<td>0.935</td>
<td>0.931</td>
<td>0.925</td>
</tr>
<tr>
<td></td>
<td>1.2</td>
<td>0.730</td>
<td>0.805</td>
<td>0.855</td>
<td>0.892</td>
<td>0.918</td>
<td>0.936</td>
<td>0.957</td>
<td>0.956</td>
<td>0.952</td>
<td>0.947</td>
<td>0.940</td>
<td>0.934</td>
<td>0.934</td>
</tr>
<tr>
<td></td>
<td>1.4</td>
<td>0.568</td>
<td>0.628</td>
<td>0.680</td>
<td>0.712</td>
<td>0.732</td>
<td>0.783</td>
<td>0.860</td>
<td>0.897</td>
<td>0.920</td>
<td>0.923</td>
<td>0.940</td>
<td>0.946</td>
<td>0.940</td>
</tr>
<tr>
<td></td>
<td>1.6</td>
<td>0.881</td>
<td>0.911</td>
<td>0.934</td>
<td>0.949</td>
<td>0.950</td>
<td>0.942</td>
<td>0.931</td>
<td>0.903</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>1.8</td>
<td>0.890</td>
<td>0.929</td>
<td>0.954</td>
<td>0.962</td>
<td>0.960</td>
<td>0.954</td>
<td>0.947</td>
<td>0.939</td>
<td>0.927</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>2.0</td>
<td>0.869</td>
<td>0.911</td>
<td>0.952</td>
<td>0.970</td>
<td>0.967</td>
<td>0.964</td>
<td>0.960</td>
<td>0.956</td>
<td>0.950</td>
<td>0.942</td>
<td>0.934</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>2.2</td>
<td>0.801</td>
<td>0.847</td>
<td>0.897</td>
<td>0.927</td>
<td>0.954</td>
<td>0.962</td>
<td>0.958</td>
<td>0.955</td>
<td>0.950</td>
<td>0.942</td>
<td>0.934</td>
<td>0.934</td>
<td>0.934</td>
</tr>
</tbody>
</table>

Note: ‘PWM 1’ is the conventional SPS, ‘PWM 2’ is the proposed modulation.

Fig. 22. Transitions between charging and discharging of DAB when controlled by proposed modulation.

Fig. 23. Gradual transitions between conventional SPS and proposed modulation.

VIII. CONCLUSIONS

Conventional phase-shifted DAB converter can operate at a high efficiency, when its input and output dc voltages are close to 1 pu, after accounting for transformer turns ratio. Such high efficiency is however not attainable, as its output voltage rises close to 2 pu, at which soft switching becomes difficult to achieve and circulating power becomes high. A new modulation method has hence been proposed, whose main idea is to introduce a dc voltage drop across the dc blocking capacitor connected in series with the transformer. Results have shown that with the simple proposed modification, a DAB converter can retain soft switching and a reduced circulating power, even when its output voltage rises close to 2 pu. The ideal hybrid modulation is thus to use SPS when its output dc voltage is close to 1 pu and the proposed technique when its output dc voltage is close to 2 pu. The resulting efficiency curve then has two peaks at output voltage equal to 1 pu and 2 pu. Consequently, the hybrid scheme is suitable for interfacing DAB with, for example, a battery, whose terminal voltage may vary widely depending on its state of charge.

REFERENCES

Zian Qin (S’15) received the B.Eng. degree in Automation from Beihang University, Beijing, China, in 2009, the M.Eng. degree in Control Science and Engineering from Beijing Institute of Technology, Beijing, China, in 2012, and the Ph.D. degree from Aalborg University, Aalborg, Denmark, in 2015. He is currently an Assistant Professor in Delft University of Technology, Delft, Netherlands.

In 2014, he was a Visiting Scientist with the Institute for Power Generation and Storage Systems (PGS), Aachen University, Aachen, Germany. From 2015 to 2017, he was a Postdoctoral Research Fellow in Aalborg University. His research interests include power electronics and their applications in DC systems.

Yanfeng Shen (S’16) received the B.S. and M.S. degrees in electrical engineering and power electronics from Yanshan University, Qinhuangdao, China, in 2012 and 2015, respectively. He is currently working toward the Ph.D. degree in power electronics at Aalborg University, Aalborg, Denmark.

He worked as an Intern at ABB Corporate Research Center, Beijing, China, from Aug. to Oct., 2015. His research interests include reliability and multi-objective life-cycle optimization of dc-dc converters and PV inverters.

Poh Chiang Loh received his B.Eng. (Hons) and M.Eng. from the National University of Singapore in 1998 and 2000 respectively, and his Ph.D from Monash University, Australia, in 2002, all in electrical engineering. His interests are in power converters and their grid applications.

Huali Wang (M’12, SM’17) received the B.E. degree in electrical engineering, from Huazhong University of Science and Technology, Wuhan, China, in 2007 and the Ph.D. degree in power electronics, from the City University of Hong Kong, Hong Kong, in 2012. He is currently an Associate Professor and a Research Thrust Leader in the Center of Reliable Power Electronics (CORPE), Aalborg University, Aalborg, Denmark.

He was a Visiting Scientist with the ETH Zurich, Switzerland, from Aug. to Sep. 2014, and with the Massachusetts Institute of Technology (MIT), USA, from Sep. to Nov. 2013. He was with the ABB Corporate Research Center, Switzerland, in 2009. His research addresses the fundamental challenges in modelling and validation of power electronic component failure mechanisms, and application issues in system-level predictability, condition monitoring, circuit architecture, and robustness design. He has contributed a few concept papers in the area of power electronics reliability, filed four patents on capacitive DC-link inventions, and co-edited a book.

Dr. Wang received the Richard M. Bass Outstanding Young Power Electronics Engineer Award from the IEEE Power Electronics Society in 2016, and the Green Talents Award from the German Federal Ministry of Education and Research in 2014. He is currently the Award Chair of the Technical Committee of the High Performance and Emerging Technologies, IEEE Power Electronics Society. He serves as an Associate Editor of IET POWER ELECTRONICS, IEEE JOURNAL OF EMERGING AND SELECTED TOPICS IN POWER ELECTRONICS, and IEEE TRANSACTIONS ON POWER ELECTRONICS.

Fredé Blaabjerg (S’86–M’88–SM’97–F’03) was with ABB-Scandia, Randers, Denmark, from 1987 to 1988. From 1988 to 1992, he got the PhD degree in Electrical Engineering at Aalborg University in 1995. He became an Assistant Professor in 1992, an Associate Professor in 1996, and a Full Professor of power electronics and drives in 1998. From 2017 he became a Villum Investigator.
His current research interests include power electronics and its applications such as in wind turbines, PV systems, reliability, harmonics and adjustable speed drives. He has published more than 450 journal papers in the fields of power electronics and its applications. He is the co-author of two monographs and editor of 6 books in power electronics and its applications.

He has received 18 IEEE Prize Paper Awards, the IEEE PELS Distinguished Service Award in 2009, the EPE-PEMC Council Award in 2010, the IEEE William E. Newell Power Electronics Award 2014 and the Villum Kann Rasmussen Research Award 2014. He was the Editor-in-Chief of the IEEE TRANSACTIONS ON POWER ELECTRONICS from 2006 to 2012. He has been Distinguished Lecturer for the IEEE Power Electronics Society from 2005 to 2007 and for the IEEE Industry Applications Society from 2010 to 2011 as well as 2017 to 2018.

He is nominated in 2014, 2015 and 2016 by Thomson Reuters to be between the most 250 cited researchers in Engineering in the world. In 2017 he became Honoris Causa at University Politehnica Timisoara (UPT), Romania.