A Compact Resistor-Based CMOS Temperature Sensor With an Inaccuracy of 0.12 °C (3) and a Resolution FoM of 0.43 pJ·K² in 65-nm CMOS

Choi, Woojun; Lee, Yongtae; Kim, Seonhong; Lee, Sanghoon; Jang, Jieun; Chun, Junhyun; Makinwa, Kofi; Chae, Youngcheol

DOI
10.1109/JSSC.2018.2871622

Publication date
2018

Document Version
Accepted author manuscript

Published in
IEEE Journal of Solid-State Circuits

Citation (APA)

Important note
To cite this publication, please use the final published version (if applicable). Please check the document version above.

Copyright
Other than for strictly personal use, it is not permitted to download, forward or distribute the text or part of it, without the consent of the author(s) and/or copyright holder(s), unless the work is under an open content license such as Creative Commons.

Takedown policy
Please contact us and provide details if you believe this document breaches copyrights. We will remove access to the work immediately and investigate your claim.
Abstract—This paper presents a compact energy-efficient resistor-based CMOS temperature sensor intended for dense thermal monitoring. It is based on an RC poly-phase filter (PPF), whose temperature-dependent phase shift is read out by a frequency-locked loop (FLL). The PPF’s phase shift is determined by a zero-crossing detector, allowing the rest of the FLL to be realized in an area-efficient manner. Implemented in a 65-nm CMOS technology, the sensor occupies only 7000 $\mu$m$^2$. It can operate from supply voltages as low as 0.85 V, and consumes 68 $\mu$W. A sensor based on a PPF made from silicided p-poly resistors and MIM capacitors achieves an inaccuracy of $\pm0.12^\circ$C (3$\sigma$) from -40 to 85 $^\circ$C, and a resolution of 2.5 mK (rms) in a 1-ms conversion time. This corresponds to a resolution figure-of-merit of 0.43 pJ·K$^2$.

Index Terms—CMOS temperature sensor, resistor-based sensor, poly-phase filter, zero-crossing detection, area-efficient, energy-efficient, frequency-locked loop, trimming.

I. INTRODUCTION

TODAY’S microprocessors and DRAMs contain billions of transistors operating at gigahertz clock speed. Since the self-heating of such large chips can severely degrade their performance, thermal management is a key design consideration [1] – [3]. On-chip temperature sensors provide local temperature information about thermal gradients and hot spots, and thus prevent overheating and enhance reliability. Since the exact location of hotspots is difficult to predict in the design phase, the sensors should be as densely distributed as possible. As a result, they must be small ($<0.01$ mm$^2$), low power ($<100$ $\mu$W), and energy efficient ($<1$ pJ·K$^2$). They should also be moderately accurate (3$\sigma$ inaccuracy $<\pm1$ $^\circ$C), to avoid the need for large guard-bands to account for sensing errors and guarantee reliability. Furthermore, since they must track fast on-chip temperature gradients, their conversion time should be about 1-ms or less.

Conventional BJT-based temperature sensors are widely used for on-chip temperature sensors due to their excellent accuracy [3] – [7]. However, they are based on parasitic PNP or NPN transistors, which are increasingly difficult to realize in scaled technologies. Moreover, their base-emitter voltages ($\sim0.7$ V at room temperature) do not scale with technology, making them incompatible with the sub-1V supply voltages common in modern CMOS processes. Although this can be circumvented by using a voltage doubler [4], the resulting accuracy ($\pm2.8^\circ$C) is rather poor. An alternative is to exploit the exponential behavior of MOSFETs in the subthreshold region [1], [8], [9]. Such sensors can operate from sub-1V supplies, but at high temperatures their accuracy is limited by leakage currents [1]. Thermal diffusivity (TD) sensors can scale well with technology and power supply, and can achieve moderate accuracy [2], [10]. However, they typically draw several milliwatts, which is a serious drawback in thermal management applications.

Recently, temperature sensors based on on-chip resistors have been proposed [11] – [20]. Being passive components, resistors can be implemented in any process and operated at any supply voltage. In standard CMOS processes, several types of resistors are available: N-well, metal, diffusion, and poly-silicon resistors. Of these, poly-silicon resistors have a low voltage dependence, low 1/f noise, and a reasonably linear temperature dependence. They can also be combined with a silicide layer, which further increases their temperature-coefficient (TC). Temperature sensors based on the temperature-dependent phase-shift of RC Wien-Bridge (WB) filters [12] – [14], or the temperature-dependent output current of Wheatstone-Bridges (WhB) [15] – [17] have been realized. They can achieve high resolution in an energy-efficiency manner by utilizing delta-sigma ($\Delta\Sigma$) modulator-based readout circuits, but occupy considerable area (0.72 mm$^2$ in [14] and 0.25 mm$^2$ in [16]). In contrast to WB sensors, WhB sensors do not require an external frequency reference [15], [16], and can be read out by area-efficient SAR ADCs [17]. However, the reported area, 0.044 mm$^2$ in [17], is still too large for on-chip thermal management applications.

This paper presents a compact energy-efficient resistor-based CMOS temperature sensor, which is based on the combination of an RC poly-phase filter (PPF) and a frequency-locked loop (FLL) [18]. Compared to WB filters, PPFs provide higher frequency-to-phase gain and larger voltage swing, allowing the synchronous phase detectors of previous work to be replaced by a much simpler zero-crossing detector. This then forms the heart of an area-efficient FLL. A prototype sensor, implemented in 65 nm standard CMOS process, occupies only
II. CONVENTIONAL RESISTOR-BASED TEMPERATURE SENSORS

A resistor-based sensor can be implemented by either sensing the temperature-dependent phase shift of RC filters [12] – [14] or the ratio of two resistances with different temperature-coefficients (TCs) [11], [15] – [17]. This section describes two representative types of resistor-based sensors: Wien-Bridge (WB) sensors and Wheatstone-Bridge (WhB) sensors.

A. Wien-Bridge Sensor

WB sensors, which are based on 2nd-order RC band-pass filters (BPF), have been proposed for temperature sensing because their temperature-to-phase characteristic has a higher TC and better linearity than a simple 1st-order low-pass filter (LPF) [12] – [14]. The temperature dependence of a WB


will be mainly determined by its resistors, because on-chip capacitors are comparatively insensitive to temperature. As shown in Fig. 1(a), for a sinusoidal input voltage $V_{IN}$, the output current $I_{WB}$ is given by

$$I_{WB}(j\omega) = \frac{Cj\omega}{1 - R^2 C^2 \omega^2 + 3RCj\omega}$$

(1)

and the phase shift of the WB $\phi_{WB}(\omega)$ is

$$\phi_{WB}(\omega) = \tan^{-1} \frac{1 - R^2 C^2 \omega^2}{3RC\omega}$$

(2)

which is zero at the filter’s center frequency $f_0 = 1/(2\pi RC)$.

As an example, consider a WB realized from silicided n-poly resistors and metal-insulator-metal (MIM) capacitors in the TSMC 65nm CMOS process. When driven at a fixed $f_0$, $\phi_{WB}$ will then vary from 8° to -4° over the industrial temperature range (-40 ∼ 85 °C). On the other hand, when $\phi_{WB}$ is regulated to zero, the center frequency $f_0$ varies from 11.25 to 8 MHz over the same temperature range, as shown in Fig. 1(b).

To accurately determine the filter’s phase-shift, synchronous phase detectors are often used [13], [14]. As shown in Fig. 2, such a detector consists of a chopper demodulator followed by a low-pass filter. For a filter driven by a periodic input, typically a square-wave, the DC component of the detector’s output voltage $V_{DC}$ will be proportional to the filter’s phase shift. In this arrangement, the noise bandwidth is defined by the low-pass filter, whose cut-off frequency $F_C$ must be low enough to achieve the necessary resolution and suppress the even-order harmonics generated by the chopper demodulator. Therefore, large filter capacitors are often required, resulting in a large area (0.09 mm² in [13] and 0.72 mm² in [14]).
resistances at room temperature but different TCs [15], [16]. When connected to a virtual ground, e.g. the input of an active integrator, the WhB will output a temperature-dependent current \( I_{\text{WhB}} \). By combining resistors with opposite TCs (\( \alpha_1 \) and \( \alpha_2 \)) [16], the TC of the output current (\( =\alpha_1 - \alpha_2 \)) can be larger than that of a single resistor, as shown in Fig. 3(a).

An energy-efficient way to read out \( I_{\text{WhB}} \) is by directly applying it to the input of a continuous-time \( \Delta \Sigma \) modulator (CT-\( \Delta \Sigma \)M), as shown in Fig. 3(b). As temperature changes, \( I_{\text{WhB}} \) is continuously balanced by the current \( I_{\text{DAC}} \) from a resistive DAC. The resulting digital output of the modulator, \( D_{\text{OUT}} = I_{\text{WhB}}/I_{\text{DAC}} \), mainly depends on the TCs of the WhB resistors. The enhanced TC of the sensor and the CT-\( \Delta \Sigma \)M readout lead to both high resolution and high energy-efficiency (32 fJ-K\(^2\) in [16]).

However, this comes at the expense of area, because the capacitors of the 1st integrator needs to be large enough to filter the quantization noise of the DAC, resulting in a relatively large area of 0.43 mm\(^2\) in [15] and 0.25 mm\(^2\) in [16]. Moreover, unlike a WB sensor, a WhB sensor uses, at least, two types of resistors. As a result, its accuracy is more vulnerable to process spread, especially when implemented in a small area. These considerations make WhB-based sensors less attractive for use in dense thermal monitoring applications.

III. PROPOSED RESISTOR-BASED TEMPERATURE SENSOR

A. Proposed Zero-Crossing Detection Scheme

Fig. 4 illustrates the proposed zero-crossing (ZC) detection scheme, which consists of a ZC detector and a digital phase/frequency detector (PFD). When an \( RC \) filter is driven by a fixed frequency \( F_{\text{DRV}} \), the shape of its output waveform (\( V_{\text{RC}} \)) will depend on the filter’s time-constant. In practice, a differential topology will be used, as shown in Fig. 4(b). When \( V_{\text{RC+}} \) and \( V_{\text{RC-}} \) reach the threshold voltage \( A/2 \), the ZC point of their differential voltage will be sensed by a ZC detector, resulting in the output signal \( V_{\text{ZC}} \). A digital phase/frequency detector (PFD) then compares the rising edges of \( F_{\text{DRV}} \) and \( V_{\text{ZC}} \), and provides a digital pulse \( F_{\text{RC}} \) with a duty cycle \( T_0 \).

<table>
<thead>
<tr>
<th>Process</th>
<th>Resistor type</th>
<th>Temperature coefficient</th>
<th>Non-linearity</th>
<th>Sheet resistance</th>
</tr>
</thead>
<tbody>
<tr>
<td>0.18 ( \mu )m</td>
<td>Silicided Poly</td>
<td>Large ( \sim 0.3 %/\degree C )</td>
<td>Small</td>
<td>Highly Small 1( \square )</td>
</tr>
<tr>
<td>Poly</td>
<td>Medium / Small ( &lt;0.15 %/\degree C )</td>
<td>Large</td>
<td>Large &gt;35( \square )</td>
<td></td>
</tr>
<tr>
<td>65 nm</td>
<td>Silicided Poly</td>
<td>Large ( \sim 0.25 %/\degree C )</td>
<td>Large</td>
<td>Small 2( \square )</td>
</tr>
<tr>
<td>Poly</td>
<td>Small ( &lt;0.05 %/\degree C )</td>
<td>Large</td>
<td>Large &gt;15( \square )</td>
<td></td>
</tr>
</tbody>
</table>

\( \square \) The sheet resistance of the silicided poly resistor in 0.18 \( \mu \)m CMOS : 1 unit resistance = \( \square \)

A key observation is that \( T_0 \) is proportional to the phase shift \( \phi_{\text{RC}} \), which contains the desired temperature information. Compared to a synchronous phase detector, a ZC detector does not need a narrow-band LPF, which often requires large capacitors, resulting in a more compact implementation. Even so, the filter’s absence results in less resolution, because the front-end’s wide-band noise is not filtered.

B. Poly Resistors in CMOS Process

In previous works [12] – [14], [16], poly resistors in a 0.18 \( \mu \)m CMOS process were used as sensing elements because of their high TC and high stability over a wide temperature range. To investigate the impact of process scaling, the characteristics of poly resistors are compared in two different process nodes (TSMC 65 nm and 0.18 \( \mu \)m CMOS), as shown in Table I. In both nodes, the use of a silicide layer increases their TCs (5\times in 65 nm CMOS and 2\times in 0.18 \( \mu \)m CMOS). In 65 nm CMOS, however, the sheet resistance of the silicided poly resistor increases by 2\times, leading to proportionally smaller resistors. Although the silicided poly resistors in 65 nm CMOS have a more non-linear temperature dependence as in [21], this can be corrected in the sensor’s digital back-end [12]. These considerations led to the choice of silicided poly resistors as being the most suitable temperature-sensing resistors available in the target 65nm CMOS process.

C. PPF-based Temperature Sensor

To better utilize the properties of the sensing resistors, an \( RC \) poly-phase filter (PPF) is proposed as a temperature sensor. Fig. 5(a) shows the schematic of a PPF sensor, which, like a 1st-order \( RC \) LPF, consists of a pair of resistors and capacitors. Both ends of the \( RC \) PPF are driven by anti-phase clocks (\( \pm V_{\text{IN}}/2 \)). The output voltage \( V_{\text{PPF}} \) to the differential input voltage \( V_{\text{IN}} \) is then given by

\[
\frac{V_{\text{PPF}}(j\omega)}{V_{\text{IN}}(j\omega)} = \frac{1 - RCj\omega}{1 + RCj\omega}
\]

and the phase shift of the PPF \( \phi_{\text{PPF}}(\omega) \) is

\[
\phi_{\text{PPF}}(\omega) = 2 \cdot \tan^{-1}(-RC\omega).
\]

Fig. 5(b) shows the phase response of three \( RC \) filters with normalized characteristic frequencies with \( f_0 = 1/(2\pi RC) \). As
During the discharging phase, the capacitor is charged to an intermediate voltage $V_{\text{LPF}}$. The frequency-to-phase gain of the PPF is doubled at the next phase response. Therefore, compared to the 1st RC, it can be much larger compared to other based sensors [22].

A positive zero in Eq. (3) results in a 2nd-order phase response. Therefore, compared to the 1st-order LPF, the frequency-to-phase gain of the PPF is doubled at $f_0$: $d\phi_{\text{PPF}}/d\omega = -RC$, which is also $1.5 \times$ larger than that of the WB filter: $d\phi_{\text{WB}}/d\omega = -2/(3RC)$. As shown in Fig. 6, when driven at a fixed $f_0$, the PPF’s phase shift is $18^\circ$ over the industrial temperature range, $1.5 \times$ larger than the WB filter’s ($12^\circ$). On the other hand, when the phase shift is adjusted to zero, the frequency shift for both the WB filter and the PPF is same. Moreover, since the number of PPF elements (2R and 2C) is less than that of the WB sensor (4R and 3C), the PPF can be implemented in a more area-efficient way.

Fig. 7 illustrates the operation of the PPF sensor. It is driven by anti-phase clocks of $f_0$ with a voltage swing of $V_A$. During the charging phase $\phi_1$, the capacitor is charged to an intermediate voltage $V_C$, and the ZC point occurs after one quarter of the driving period ($T/4$). During the discharging phase $\phi_2$, the output voltage $V_{\text{PPF}}$ is initially boosted to $V_C + V_A$ due to the capacitive coupling and then starts to discharge via R(T). After the discharging phase, a negative boosting also happens at the start of the next phase $\phi_1$. Therefore, the signal swing of the PPF sensor can be much larger compared to other RC-based sensors [22]. Given a square wave input with duty cycle $t_{\text{ON}}$ and period $T$, the periodic steady-state response $V_{\text{PSS}}$ is given by

$$V_{\text{PSS}}(t) = V_A \left\{ 1 - 2e^{-\frac{\pi f_0}{T}} \left( e^{\frac{\pi f_0}{T}} - 1 + e^{\frac{\pi f_0}{T}} \right) \right\} \quad (0 < t < t_{\text{ON}}),$$

$$= 2V_A \cdot e^{-\frac{\pi f_0}{T}} \left( e^{\frac{\pi f_0}{T}} - 1 + e^{\frac{\pi f_0}{T}} \right) \quad (t_{\text{ON}} < t < T).$$

Assuming a 50% duty cycle ($t_{\text{ON}} = T/2$) and a ZC point

$$V_{\text{PSS}}(T/4) = V_A/2), \quad T \text{ can then be expressed as } 4RC\ln(2+\sqrt{3}). \text{ As shown in Fig. 7(b), the output signal swing of the PPF sensor is then } (1+\sqrt{3}) V_A \approx 2.73 \ V_A \text{ (single-ended), which is } 7 \times \text{ larger than that of the WB sensor. Therefore, the error contribution of the following readout circuitry can be highly reduced.}

D. Proposed PPF-based FLL

Based on the fact that the PPF’s phase shift is -90° at $f_0$, it can be read out by embedding it in a FLL and forcing the phase difference between its ZC output and the quadrature-phase signal of $f_0$ to be zero. Fig. 8 shows the block and timing diagrams of the proposed PPF-based FLL. The output frequency $F_{\text{PPF}}$ of a current-controlled oscillator (CCO) is divided by 4 to provide an in-phase feedback signal (P) for the PPF (R= 35kΩ and C= 0.5pF) and a quadrature-phase signal (Q) for the PFD. The ZC of the sensor output ($V_{\text{PPF}}$) is converted into $V_O$ via the ZC detector, which is implemented by a comparator. As shown in Fig. 8(b), if the phase error $\phi_{\text{DIFF}}$ between $V_O$ and Q occurs, a digital tri-state PFD provides up or down signal into a charge pump (CP), whose output current flows into an integration capacitor ($C_{\text{INT}}$) of the loop filter and controls its output current $I_{\text{INT}}$ by a $g_{\text{INT}}$ stage. $I_{\text{INT}}$ is then adjusted to drive the $\phi_{\text{DIFF}}$ to zero. At steady state, the $F_{\text{PPF}}$ is locked to four times the PPF’s center frequency, where the PPF’s phase shift $\phi_{\text{LOCK}}$ is 90°.

Since the PPF’s phase shift is always less than 180°, the ZC point also occurs within a half duty-cycle. Therefore, the ZC detector can be duty-cycled around the ZC point to reduce its power consumption. The division ratio of the divider can be designed to be an integer value larger than four, but this increases the total output noise due to the reduction of the feedback gain [24]. Therefore, we used a divide-by-4 in this work.

E. Noise Analysis

In order to estimate the temperature resolution of the PPF-based FLL readout, a linearized small-signal model of the FLL is shown in Fig. 9(a), where $K_p$ is the frequency-to-phase gain.
The noise transfer function (NTF) from \( \phi_n \) to \( F_{OUT} \) can be calculated as

\[
H_{IN}(s) = \frac{F_{OUT}(s)}{\phi_n(s)} = \frac{1}{\pi K_1 F_{OUT}(s)} \frac{2\pi K_{CCO}}{2\pi K_{CCO} + 2\pi K_{CCO}} \cdot \frac{1}{G(s)} \cdot \frac{N}{2\pi K_P + 1 + G(s)} \approx \frac{N}{2\pi K_P}
\]  

where \( G(s) \) is the open loop transfer function of the FLL. (Thus, \( G(s) \gg 1 \) near DC). While \( \phi_n \) is low-pass filtered by its NTF, it can be seen that the \( g_m \) current noise \( I_{n,gm} \) and the CCO phase noise \( \phi_{n,CCO} \) are high-pass filtered by each NTF \( (H_{gm} \text{ and } H_{CCO}) \). From Eq. (6) - (9), the power spectral density (PSD) of the FLL’s output frequency noise \( S_{FOUT}(f) \) can be expressed as

\[
S_{FOUT}(f) = S_n(f) \cdot |H_{IN}(f)|^2 + S_{gm}(f) \cdot |H_{gm}(f)|^2 + S_{CCO}(f) \cdot |H_{CCO}(f)|^2
\]  

where \( S_n(f) \), \( S_{gm}(f) \), and \( S_{CCO}(f) \) are the PSDs of the phase noise at the sensor output, the \( g_m \) current noise, and the CCO phase noise, respectively. Since an off-chip counter digitizes the FLL’s output frequency \( F_{OUT} \) by counting the number of the edges of \( F_{OUT} \), it works as a sinc filter with a time length \( t_{conv} \). This means filtering out \( F_{OUT} \) with a noise bandwidth of \( (2t_{conv})^{-1} \). As a result, the RMS frequency noise can be easily calculated by integrating \( S_{FOUT}(f) \) up to the bandwidth.

To estimate the achievable temperature resolution of this sensor, a noiseless readout circuit is assumed with the noise bandwidth smaller than the loop bandwidth. Then, the temperature resolution is limited by the sensing resistor’s thermal noise. Given that the output-referred voltage noise of the sensor is \( V_{n,R,ref} = 4kTR \), its PSD is folded due to the sampling effect of the PFD [24] as follows:
$$S_{n,R}(f) = \frac{V_{n,R}^2}{A^2} = \frac{2V_{n,R,\text{out}}^2}{A^2} = \frac{8kTR}{A^2}. \quad (11)$$

Combining this with Eq. (10) and (11), the RMS frequency noise is given by

$$\Delta F_{\text{OUT}} = \sqrt{S_{n,R}(f) \cdot |H_{IN}(f)|^2 \cdot \frac{1}{2t_{\text{conv}}}} \sqrt{\frac{kT}{t_{\text{conv}}}} R.$$ \quad (12)

The temperature resolution is then calculated by dividing $\Delta F_{\text{OUT}}$ into its temperature sensitivity. Given that the TC of the resistor is $\alpha$ and the resistance at room temperature is $R_0$, the resolution $\Delta T$ at room temperature is calculated as follows:

$$\Delta T = \Delta F_{\text{OUT}} \cdot \frac{dT}{dF_{\text{OUT}}} = \frac{N}{\pi AC} \sqrt{\frac{kT}{t_{\text{conv}}}} R_0 \cdot \frac{2\pi R_0 C}{N\alpha} = \frac{2}{\alpha A} \sqrt{\frac{kTR_0}{t_{\text{conv}}}}. \quad (13)$$

In the actual design, the PPF sensor is implemented with $R_0=35$ k$\Omega$ and $A=1$ V. As shown in Fig. 9(b), a PPF sensor based on silicided p-poly resistors has a fundamental temperature resolution of 288 $\mu$K at $t_{\text{conv}}=1$ ms. In practice, the temperature resolution is degraded by the noise added by the following blocks: the ZC detector, the CP, the $g_m$ stage, and the CCO. Since their NTTFs are formed by the FLL, the noise of the $g_m$ stage and the CCO and the front-end noise are high-pass and low-pass filtered, respectively. Now, consider an estimated loop bandwidth of 20 kHz, which is equivalent to a conversion time of 25 $\mu$s. Then, at $t_{\text{conv}} > 25$ $\mu$s, the resolution is limited by 1/f noise of the ZC detector and the CP. In the opposite case, the thermal noise of CCO and 1/f noise of $g_m$ stage are dominant sources of the total noise. Consequently, the resolution is estimated to be 1.95 mK at $t_{\text{conv}}=1$ ms.

IV. IMPLEMENTATION

Fig. 10 shows the full block diagram of the proposed PPF-based FLL readout. The loop filter of the readout circuits consists of a pull-pull CP (CP$_{\text{INT}}$), a push-type CP (CP$_{\text{SU}}$), an integration capacitor C$_{\text{INT}}$, and a $g_m$. In the following section, each block will be described in detail.

A. ZC Detector

Fig. 11 shows the schematic of the ZC detector. It is implemented as a two-stage inverter-based comparator to facilitate scaling in advanced processes [25]. Two inverters serve as a preamplifier, which then drives a cross-coupled latch. As shown in Fig. 11(b), the output voltage V$_{\text{PPF}}$ of the PPF sensor is only sampled on the rising edge of quadrature-phase signal Q in Fig. 8(b). Then, to reduce the power consumption, the ZC detector can be disabled and reset by turning off the first stage. Therefore, its averaged current can be reduced from 20.5 $\mu$A to 10.9 $\mu$A. Moreover, the periodic switching of both the enable and reset switches can reduce the 1/f noise of the input transistors [26]. From simulations, the input-referred noise is reduced from 38.26 $\mu$V$_{\text{rms}}$ to 8.76 $\mu$V$_{\text{rms}}$. For the silicided p-poly sensor with a 1 ms conversion time, it improves temperature resolution from 6.48 mK$_{\text{rms}}$ to 1.95 mK$_{\text{rms}}$, thus leading to the high resolution. From Monte-Carlo simulations, the variation of the offset voltage is $\pm$12.5 mV, which translates into a temperature inaccuracy of $\sim$0.06 $^\circ$C (3$\sigma$) after digital calibration, as will be described in Section V-B. Since the PPF’s output peak voltage is about 1.87 times the supply voltage, it can exceed the maximum gate voltage allowable at the detector’s input transistors. So, the supply voltage of this work is limited to 1.05 V in the chosen process.
To accommodate higher supplies, the input transistors should be realized with thick-oxide devices.

B. Loop Filter

The schematic of the loop filter combined with the CCO is shown in Fig. 10. The loop filter is composed of a start-up path and an integral path. To start the current-starved oscillator, a pull-up circuit is implemented in a push-type CP (CPSU), which avoids mismatch by using only PMOS current sources [27]. Moreover, the start-up path (ISU) reduces the locking time from power-on-reset condition, which is important for dense thermal monitoring. Consequently, the locking time (cycle) is decreased by $2 \times \sim 6.8 \mu s$ (70 cycles) to $\sim 3.4 \mu s$ (35 cycles). As shown in Fig. 12, the locking time (cycle) varies between $\sim 3 \mu s$ (20 cycles at 75 $^\circ$C of SS corner) and $\sim 4.5 \mu s$ (90 cycles at -40 $^\circ$C of FF corner) across the PVT variations.

The CP of the integral path, CPINT, controls the bias voltage $V_B$ across CINT to generate ISU and IINT (5 $\mu$A and 10 $\mu$A at steady state) via PMOS transistors (M1-M3). Then, both currents are summed at the CCO’s supply node ($V_{CCO}$). Depending on the PFD state, i.e. up, reset, and down, ISU is weighted by 2, 1, and 0, respectively. This is performed by two switches that are controlled by the PFD outputs ($UP$ and $DN$). Since the ISU is generated from the CPINT, it works as an added $g_m$ (120 $\mu$S) and increases the loop bandwidth to about 20 kHz, reducing the CCO phase noise effectively.

From Monte-Carlo simulations, matching error between two current sources of CPINT is $\pm 3.5 \%$, which translates into a temperature inaccuracy of $\sim 0.04 ^\circ C$ (3$\sigma$) after digital calibration, as will be described in Section V-B.

C. CCO

As shown in Fig. 13, the CCO is designed as a 9-stage current-starved ring oscillator, whose tuning gain $K_{CCO}$ is 1 MHz/$\mu$A. It achieves the target output frequency range from 38 to 52 MHz for both silicided n-poly and p-poly sensors. Its delay cell consists of two inverters cross-coupled with each other in a feed-forward manner using transmission gates, which attenuates the common-mode signals by ensuring pseudo-differential operation [28]. As shown in Fig. 10, following the CCO output, the output buffer achieves rail-to-rail operation and 50% duty cycle via a level-shifter and an inverter-based latch, respectively.

V. Measurement Results

The sensor is fabricated in 65 nm standard CMOS technology, and the chip micrograph is shown in Fig. 14(a). For flexibility, a counter, a digital back-end, and current bias circuits were implemented off-chip. Each sample contains two different sensors: one with silicided p-poly (s-p-poly) resistors and the other with silicided n-poly (s-n-poly) resistors, shown in [18]. We use an off-chip bias current and the current is copied to each sensor. The current is set at room temperature and the sensor’s temperature inaccuracies are measured by using the fixed bias current. When an on-chip bias current is used, changes in bias current might affect the mismatch between the CP’s up and down current, which causes temperature
Fig. 15. Measured output frequency of (a) s-n-poly sensor and (b) s-p-poly sensor over temperature.

Fig. 16. Measured phase noise of the FLL’s output inaccuracy. Assuming the use of a simple bootstrapped current source [30] with a 4 % spread, this results in a temperature inaccuracy of 10 mK after a two-point trim. Therefore, its impact is negligible. For both sensors, sixteen samples in ceramic dual in-line packages are characterized from -40 to 85 °C in a temperature-controlled oven, in which the actual temperature of the sensor is established by a platinum Pt-100 resistor sensor. Each sensor occupies only the active area of 7000 µm², 40 % of which is occupied by the PPF sensor, as shown in the Fig. 14(b). It draws 68 µA from a 1 V supply, and its power breakdown is also described in Fig. 14(c). The CCO with the loop filter and the PPF driver dissipate about 71 % of the power consumption. At room temperature, a supply sensitivity of 0.5 °C/V is measured for supply voltages from 0.85 to 1.05 V.

A. Noise and Temperature Resolution

Fig. 15 shows the measured sensors’ output frequencies: 48 ∼ 38 MHz for s-n-poly sensors (0.19 %/°C) and 52 ∼ 40 MHz for s-p-poly sensors (0.22 %/°C), respectively. Since the TC of s-p-poly sensor is about 15 % higher than that of s-n-poly sensor, it can be seen that the resolution of s-p-poly sensor is better than that of s-n-poly sensor. Fig. 16 shows the measured phase noise of FLL’s output (s-n-poly sensor) with the estimated noise contributions of the front-end, CP, g_m and CCO. With the loop bandwidth of 20 kHz, it can be seen that the CCO and the g_m noise are high-pass filtered, and the front-end and the CP noise are low-pass filtered. The measured phase noise is -124 dBc/Hz at 100 kHz offset and the RMS jitter integrated from 1 Hz to 100 kHz is 12 ps. As shown in Fig. 17, the accumulated jitter for both sensors is plotted versus the number of cycles, and it can be measured in a fixed time window corresponding to a conversion time. The accumulated jitter increases up to 10^6 cycles with √N behavior due to thermal noise, while showing N behavior by the 1/f noise after the cycles. The temperature resolution is determined by the accumulated jitter and the TC of the output period within the operating temperature range, as shown in Fig. 17(b). For a 1 ms conversion time, the accumulated jitters of 5.2 ns (rms) for s-n-poly sensor and 5.23 ns (rms) for s-p-poly sensor are measured, which correspond to the temperature resolutions of 2.8 mK_{rms} and 2.5 mK_{rms}, respectively. Therefore, the
sensor can track millisecond thermal transient with a few mK temperature resolution.

There are several ways to digitize an oscillator’s output [1], [8], [9], [13], [20]. Considering an on-chip counter driven by a lower reference frequency, the sensor’s output frequency can be digitized by using one or more clock cycles to determine the gating time of the counter. For instance, given a 1 ms gating time of the counter, the quantization noise can be translated to a temperature noise of about 3 mK (rms), in which case the temperature resolution of the sensor may be limited by quantization noise. However, the quantization noise can also be reduced by using the CCO’s multi-phase information as in [13].

B. Systematic Non-Linearity Correction and Calibration

The PPF sensor’s output frequency is directly affected by the sensing resistor and the MIM capacitor. Since the MIM capacitor’s TC is very low (∼15 ppm/°C), the resistor’s TC mainly determines the sensor’s temperature dependency. As described in Section III-B, however, the resistors have a non-linear temperature dependence, which leads to increased inaccuracy and needs to be removed. After a 1st-order linear fit of the sensor’s output frequency, only the systematic non-linearity remains, as shown in Fig. 18. Then, it is fitted with a fixed polynomial (fifth-order) function [14]. Thus, the non-linearity function is corrected from the measured output in the digital back-end, and the linearly-calibrated output can be finally obtained.

As shown in Fig. 19, after one- and two-point trim with the removal of the systematic non-linearity, the s-n-poly sensor achieves a 3σ inaccuracy of ±3.65 and ±0.35 °C, while the s-p-poly sensor achieves a 3σ inaccuracy of ±3 and ±0.31 °C. It should be noted that the output frequency of the FLL is proportional to 1/RC and thus the systematic non-linearity of the resistor also appears inversely at the output. This makes the non-linearity of the output much larger than that of the resistor, and interferes with a precise 1st-order linear fit. As a result, the sensor’s spread with larger non-linearity further increases the inaccuracy. However, since the output period of the FLL is directly proportional to RC, the remaining non-linearity after a 1st-order period-fit is less than that after a 1st-order frequency-fit for both sensors, as shown in Fig. 18.

As shown in Fig. 20, the resulting inaccuracy after one- and two-point trim following the proposed period-fit has decreased to ±2.47 °C (3σ) and ±0.12 °C (3σ) for s-p-poly sensor. The spread sources of s-p-poly sensor’s inaccuracy consist of 50% for the offset voltage of the ZC detector, 33.3% for the CP mismatch, 12.5% for the resistor mismatch, and 4.2% for other blocks. For the s-n-poly sensor, the 3σ inaccuracy after a one-point trim has increased to ±4.5 °C due to an outlier, while decreasing to ±0.21 °C after a two-point trim (Fig. 20(b)). This confirms that the period-fit can be effective for both sensors.

C. Comparison to Previous Work

The performance of the sensor based on the s-p-poly resistors is summarized in Table II and compared to other compact energy-efficient CMOS temperature sensors. After a two-point trim, the sensor achieves an inaccuracy of ±0.12 °C.
TABLE II
PERFORMANCE SUMMARY AND COMPARISON WITH OTHER STATE-OF-THE-ART WORKS

<table>
<thead>
<tr>
<th>Sensor Type (Configuration)</th>
<th>This work</th>
<th>JSSC15</th>
<th>ISSCC18</th>
<th>ISSCC17</th>
<th>ISSCC15</th>
<th>ISSCC16</th>
</tr>
</thead>
<tbody>
<tr>
<td>Readout Type</td>
<td>FLL</td>
<td>FLL</td>
<td>ΔΣ</td>
<td>OSC</td>
<td>OSC</td>
<td>ΔΣ</td>
</tr>
<tr>
<td>Technology</td>
<td>65nm</td>
<td>180nm</td>
<td>180nm</td>
<td>16nm</td>
<td>180nm</td>
<td>14nm</td>
</tr>
<tr>
<td>Area (μm²)</td>
<td>7000 (²)</td>
<td>9000</td>
<td>250000</td>
<td>15000</td>
<td>8865</td>
<td>8700</td>
</tr>
<tr>
<td>Power (µW)</td>
<td>68</td>
<td>31</td>
<td>94</td>
<td>70</td>
<td>0.075</td>
<td>1.10</td>
</tr>
<tr>
<td>Supply voltage (V)</td>
<td>0.85–1.05</td>
<td>3.3</td>
<td>1.6–2</td>
<td>0.7</td>
<td>0.8–1.8</td>
<td>1.35</td>
</tr>
<tr>
<td>Supply sensitivity (°C/V)</td>
<td>0.5</td>
<td>0.4</td>
<td>0.02</td>
<td>-</td>
<td>0.13</td>
<td>-</td>
</tr>
<tr>
<td>Temperature range (°C)</td>
<td>-40 to 85</td>
<td>-40 to 85</td>
<td>-55 to 125</td>
<td>-10 to 90</td>
<td>-20 to 100</td>
<td>0 to 100</td>
</tr>
<tr>
<td>Inaccuracy (°C)</td>
<td>±0.12°C</td>
<td>±0.12°C</td>
<td>±1°C</td>
<td>±0.22/0.19°C</td>
<td>±0.7°C</td>
<td>±0.75°C</td>
</tr>
<tr>
<td>Conversion time (ms)</td>
<td>1</td>
<td>32</td>
<td>5</td>
<td>1.6</td>
<td>8</td>
<td>0.02</td>
</tr>
<tr>
<td>Energy/Conversion (nJ)</td>
<td>68</td>
<td>992</td>
<td>470</td>
<td>112</td>
<td>0.6</td>
<td>22</td>
</tr>
<tr>
<td>Resolution (°C)</td>
<td>0.0025</td>
<td>0.0028</td>
<td>0.00026</td>
<td>1</td>
<td>0.073</td>
<td>0.5</td>
</tr>
<tr>
<td>Resolution FoM (pJ-K²)</td>
<td>0.43</td>
<td>8</td>
<td>0.032</td>
<td>112000</td>
<td>3.2</td>
<td>5500</td>
</tr>
</tbody>
</table>

Ⅰ Estimated area including on-chip bias and 16-bit counter in the chosen process
Ⅱ 1-point trimming, Ⅲ 2-point trimming, ⅢⅢ 3-point trimming
Resolution FoM = Energy/conversion × (Resolution)²

Fig. 21. Resolution FoM versus area for CMOS smart temperature sensors.

(3σ), which is comparable to that of state-of-the-art sensors. It achieves a competitive energy-efficiency of 0.43 pJ-K², only occupying the area of 7000 μm². Even if the estimated area of the on-chip bias and counter in the chosen process is considered, the total area would be 7700 μm². As shown in Fig. 21, this work is 13Ⅰ smaller than a WB-based FLL sensor [13] and significantly smaller than a WhB-based sensor with CTDSM [16]. Due to the supply voltage scaling and improved jitter performance, the resolution FoM of this work is also highly improved by 18ⅠⅠ compared to [13]. The size of this work is very close to that of a compact MOS-based sensor [9], while achieving 7ⅠⅠ improvement on energy-efficiency. Compared to state-of-the-art TD- and BJT-based sensors [2], [3], this sensor consumes significantly less energy.

VI. CONCLUSION

A resistor-based CMOS temperature sensor for on-chip thermal monitoring has been implemented in a standard 65nm CMOS technology. It is based on a PPF implemented with silicided poly resistors and stable MIM capacitors, which provides small area, high TC, and large signal swing. The PPF’s temperature-dependent phase shift is effectively measured with a zero-crossing detector, which allows to implement an area- and energy-efficient FLL. The prototype sensor occupies only 7000 μm², the smallest among all the resistor-based temperature sensors, and also operates at supply voltages from 0.85 V. The sensor has been characterized with two different resistors (s-poly/s-n-poly). The sensor based on the s-poly resistors achieves a resolution of 2.5 mKms in a 1-ms conversion time, corresponding to a competitive resolution FoM of 0.43 pJ-K². After a two-point calibration, the sensor achieves an inaccuracy of ±0.12°C (3σ) from -40 to 85°C, which is also comparable to the state-of-the-arts. These results demonstrate that the proposed resistor-based sensor is suitable for realizing a reliable temperature sensor for dense thermal monitoring in nanometer CMOS.

REFERENCES


