

## A 3 ppm 1.5 × 0.8 mm<sup>2</sup> 1.0 μA 32.768 kHz MEMS-based oscillator

Zaliasl, S; Salvia, JC; Hill, GC; Chen, L; Joo, K; Palwai, R; Arumugam, N; Phadke, M; Mukherjee, S; Lee, HC

**DOI**

[10.1109/JSSC.2014.2360377](https://doi.org/10.1109/JSSC.2014.2360377)

**Publication date**

2015

**Document Version**

Accepted author manuscript

**Published in**

IEEE Journal of Solid State Circuits

**Citation (APA)**

Zaliasl, S., Salvia, J.C., Hill, G.C., Chen, L., Joo, K., Palwai, R., Arumugam, N., Phadke, M., Mukherjee, S., Lee, H.C., Grosjean, C., Hagelin, P.M., Pamarti, S., Fiez, T.S., Makinwa, K. A. A., Partridge, A., & Menon, V. (2015). A 3 ppm 1.5 × 0.8 mm<sup>2</sup> 1.0 μA 32.768 kHz MEMS-based oscillator. *IEEE Journal of Solid State Circuits*, 50(1), 291-302. <https://doi.org/10.1109/JSSC.2014.2360377>

**Important note**

To cite this publication, please use the final published version (if applicable). Please check the document version above.

**Copyright**

Other than for strictly personal use, it is not permitted to download, forward or distribute the text or part of it, without the consent of the author(s) and/or copyright holder(s), unless the work is under an open content license such as Creative Commons.

**Takedown policy**

Please contact us and provide details if you believe this document breaches copyrights. We will remove access to the work immediately and investigate your claim.

# A 3ppm 1.5x0.8mm<sup>2</sup> 1.0μA 32.768kHz MEMS-based Oscillator

Samira Zali Asl, Jim Salvia, Ginel Hill, Will Chen, Kimo Joo, Rajkumar Palwai, Niveditha Arumugam, Meghan Phadke, Shouvik Mukherjee, Hae-chang Lee, Charles Grosjean, Paul Hagelin, Sudhakar Pamarti, Terri Fiez, Kofi Makinwa, Aaron Partridge, Vinod Menon

**Abstract—This paper describes the first precision 32kHz low-power MEMS-based oscillator in production. The primary goal is to provide a small form-factor oscillator (1.5 x 0.8 mm<sup>2</sup>) for use as a crystal replacement in space-constrained mobile devices. The oscillator generates an output frequency of 32.768kHz and its binary divisors down to 1Hz. The frequency stability over the industrial temperature range (-40°C to 85°C) is ±100ppm as an oscillator (XO) or ±3ppm with optional calibration as a temperature compensated oscillator (TCXO). Supply currents are 0.9μA for the XO and 1.0μA for the TCXO at supply voltages from 1.4V to 4.5V. The MEMS resonator is a capacitively-transduced tuning fork at 524kHz. The circuitry is fabricated in 180-nm CMOS and includes low power sustaining circuit, fractional-N PLL, temperature sensor, digital control, and low swing driver.**

**Key words: real time clock, 32kHz Oscillator, 32kHz XO and TCXO, Low power design.**

## **I. Introduction**

Timekeeping and low power functions are commonly maintained by low-frequency oscillators, historically 32.768kHz (2<sup>15</sup> Hz). Applications include timing, smart metering, power conservative clocking, and sensor interfaces. In mobile and other battery powered devices, 32kHz oscillators are also employed in duty-cycling high power circuitry to prolong battery life. Key specifications for this clock are frequency accuracy, PCB area and power consumption.

Generally moderate precision applications use quartz tuning fork crystals (X), or oscillators (XO) [1], while high precision applications use temperature compensated tuning fork oscillators (TCXO). For timekeeping application, 32kHz quartz tuning fork crystals and oscillators are the most common [2]. They have a room-temperature accuracy of  $\pm 20\text{ppm}$  and show a downward parabolic frequency curve of  $\sim 0.035\text{ppm}/\text{C}^2$ , which causes a frequency error of about  $-150\text{ppm}$  at low and high temperature extremes [3][4]. Smart metering and other precision applications require more accurate reference clock which can be targeted by a temperature compensated tuning fork crystals trimmed to maintain  $\pm 5\text{ppm}$  accuracy over temperature [5-7]. Tuning fork oscillators are available in  $3.2 \times 1.5\text{mm}^2$  surface mount ceramic packages, while TCXOs are larger, commonly constructed with tuning fork crystals embedded in leaded plastic packages. Figure 1 shows the size reduction of 32kHz quartz oscillators over the past three decades [8]. Their rate of size reduction is likely slowing due to scaling limitations and packaging/assembling difficulties [9]. However, the growth in portable devices is increasing the demand for smaller footprint clock references.

Power consumption is commonly specified as  $\sim 1\mu\text{A}$  supply current across voltages from 1.5V to 5V. In applications with small batteries, such as wrist watches, the current consumption can be as low as  $\sim 0.2\mu\text{A}$ , and in TCXOs the consumption is commonly  $\sim 3\mu\text{A}$ .

In the past decade, several high frequency MEMS-based oscillators (both XOs and TCXOs) have been introduced [10]. They have been shown to match or outperform their quartz crystal counterparts. This has been enabled by the development of long-term stable MEMS resonators and temperature compensation circuit architectures [11]. Low frequency MEMS oscillators have been shown in academic work for two decades but none have been commercially introduced [12][13].

This paper describes the smallest production 32kHz XO and TCXO [14]. The XO combines a temperature stable MEMS resonator with sustaining amplifier and fractional-N PLL to calibrate the output frequency over production tolerances, when configured and calibrated as a TCXO, a temperature-to-digital converter (TDC) adjusts the frac-N to compensate frequency over temperature. The oscillator can be configured as a  $\pm 100$ ppm XO or with temperature compensation as a  $\pm 3$ ppm TCXO. Package size is  $1.5 \times 0.8 \text{mm}^2$ . Supply current is  $0.9 \mu\text{A}$  for the XO and  $1.0 \mu\text{A}$  for the TCXO at supply voltages from 1.4V to 4.5V.

Section II describes the architecture. Details of the circuit design of each block in this system, including the description of the key techniques to improve their performance are presented in Section III. Measured results from the described oscillator are shown in Section IV followed by conclusions in Section V.

## II. System Level Design

The design of a sub- $\mu\text{A}$  MEMS-based oscillator presents two primary challenges: (a) initial frequency offset due to process variations in the fabrication of the MEMS resonator, and (b) temperature sensitivity of the resonator. As shown in Fig. 2, the resonator employed in this work has a nominal frequency of 524kHz that varies up to 2% over production tolerances and frequency stability of  $\pm 100$ ppm over a  $-40^\circ\text{C}$  to  $85^\circ\text{C}$  temperature range. The initial frequency offset must be corrected, while the frequency stability is sufficient for XO operation. For TCXO operation the temperature sensitivity of the resonator must be compensated. Since the initial frequency offset is too large to be corrected by pulling the resonator, a delta-sigma fractional-N phase locked loop is employed, as shown in Fig. 2.

The MEMS sustaining amplifier provides a 524kHz reference clock. This reference is divided to 32.768kHz using a multi-modulus divider controlled by a digital delta-sigma modulator and fed

to an integer-N PLL as shown in Fig. 2. In XO mode, the target frequency of 32.768kHz is achieved by appropriately setting the fractional value of the digital delta-sigma modulator at factory calibration. In TCXO mode, the value of the modulator is continuously varied to compensate for temperature. Temperature calibration data is obtained in factory measurements. The integer-N PLL filters the quantization noise from the digital delta-sigma modulator. In a low-power XO mode, current consumption can be further reduced by bypassing the integer-N PLL. This delivers a high jitter clock, but for applications that only count time the noise is negligible. A final programmable divider can optionally reduce the frequency in powers of two to 1Hz.

### III. Circuit Level Implementation

#### A. MEMS Resonator and Sustaining Oscillator

The reference clock for this system is generated from a 524kHz silicon MEMS resonator. The resonator is an H-style capacitively-transduced tuning-fork, shown in Fig. 3(a), with a nominal quality factor of 52,000. When a bias voltage of 2.4V is applied between the tuning fork tines and the drive/sense electrodes shown in Fig. 3(b), the resonator presents an effective impedance between the drive and sense electrodes that is well-modeled as a series connection of a 70aF capacitance ( $C_M$ ), a 1.4 kH inductance ( $L_M$ ), and a 90 k $\Omega$  resistor ( $R_M$ ), as shown in Fig. 3(c) [16]. The frequency variation of this resonator is less than  $\pm 100$ ppm over the temperature range -40°C to +85°C, which is 20x less variation than earlier commercial MEMS resonators [16] and less than earlier temperature-compensated MEMS resonators [17-19].

The oscillator circuit that drives the MEMS resonator is shown in Fig. 4. The architecture is a modified version of previously published Pierce configurations [20][21]. A current-starved

inverter with gain control provides transconductance gain ( $G_M$ ) to initiate and sustain oscillation. This element is connected to the MEMS resonator via on-chip coupling capacitors,  $C_{Drive}$  and  $C_{Sense}$ , which allow the DC biases of the resonator drive and sense terminals to be set by on-chip resistors  $R_G$  to ground. This guarantees that the effective MEMS bias voltage is determined by the voltage applied to the tuning fork tines and is not influenced by the  $G_M$  stage's DC operating point. Resistors  $R_G$ , together with the capacitive networks at the oscillator terminals, form high pass filters with corner frequencies well below the oscillation frequency. Before reaching the resonator, the AC output of the  $G_M$  stage is attenuated by the capacitive divider between  $C_{Drive}$  and  $C_P$ , where  $C_P$  is the parasitic capacitance on the resonator drive electrode. A trimmable  $C_{Drive}$  allows for adjustment of this capacitive divider, thereby enabling the power delivered to the resonator to be trimmed. While this divider might appear to lower the oscillator's loop gain, this effect is largely compensated by the gain of the  $G_M$  stage,  $G_M \cdot (1/C_{Drive} + 1/C_P)$ , which is inversely proportional to the series connection of  $C_{Drive}$  and  $C_P$  and therefore increases as the attenuation increase.

An automatic gain control circuit (AGC) controls the bias current of the  $G_M$  stage in order to maintain fixed AC voltage amplitude at the  $G_M$  stage's output. A simplified diagram of the AGC is shown in Fig. 5. As described in [21], the nonlinear characteristics of device  $M_{AGC}$  ensure that an increase in the amplitude of the AC waveform at  $G_{MOut}$  results in a decrease in the DC voltage at the gate of  $M_{AGC}$ . A filtered version of this gate voltage is used to generate the bias current for the  $G_M$  stage, thereby providing negative feedback to control the amplitude of the system's oscillations. Resistive elements  $R_B$  in the  $G_M$  and AGC stages are implemented using sub-threshold MOS devices biased in the linear region. Extensive use of AC coupling makes the oscillator insensitive to the dynamic offset effects that can be produced by the nonlinear behavior

of these sub-threshold MOS devices [22], even when signal swings exceed several thermal voltages. An AC-coupled level shifter is used to transform the small-amplitude sine wave at  $G_{MOut}$  into a rail-to-rail square wave, thereby providing a 524 kHz digital reference clock. The resonator's motional resistance,  $R_M$ , is inversely proportional to the square of the resonator's bias voltage ( $R_M \propto \frac{1}{V_B^2}$ ), and the transconductance required to sustain oscillations ( $G_{M,MIN}$ ) is proportional to  $R_M$ :

$$G_{M,MIN} = R_M \omega_0^2 \frac{(C_1 C_2 + C_2 C_3 + C_1 C_3)^2}{C_1 C_2}$$

Where  $\omega_0$  is the resonator's resonant frequency, and  $C_1$ ,  $C_2$ ,  $C_3$  represent the capacitance from resonator sense electrode to ground, from resonator drive electrode to ground, and from resonator drive electrode to sense electrode, respectively [20]. As a result, increasing resonator bias voltage generally results in lower oscillator power consumption. To this end, the MEMS bias voltage is supplied from a programmable charge pump that can output integer multiples of a 1.2V reference voltage, up to 3.6V. However, resonator mechanical displacement also increases with bias voltage, and this displacement must be limited to avoid unwanted nonlinear effects [23]. The sensitivity of resonant frequency to variation in the bias voltage also increases with bias voltage. Consequently, although the oscillator power consumption is minimized when the charge pump output is 3.6V, it was experimentally determined that 2.4V bias provided better system-level performance for TCXO applications. Under this condition, the total current consumption of the MEMS sustaining circuit and charge pump is 240nA.

## B. Fractional-N PLL

Figure 6 shows the detailed block diagram of the fractional-N PLL and temperature compensation path. This fractional-N PLL is a variant of the classical delta-sigma fractional-N

PLL [24]. Two specific differences can be noted. First, the multi-modulus frequency division (under the control of a digital delta-sigma modulator) is performed not in the PLL feedback path but in a pre-driver in the reference path. Second, the output is tapped from the integer divider in the feedback path rather than from the VCO itself.

Performing the fractional division in the reference path means that the pre-divider output is 32.768kHz. This allows disabling and bypassing the PLL in the XO mode in order to reduce current consumption below 1 $\mu$ A. Although the output of this pre-divider is already at the target frequency, it carries the quantization noise from  $\Delta\Sigma$  modulator. This introduces output jitter, but it is not detrimental in applications that count pulses, e.g. 32,768 pulses to define one second. In applications where the jitter needs to be low the integer-N PLL filters this noise. A 2<sup>nd</sup> order digital delta-sigma modulator provides optimum performance to power: a 1<sup>st</sup> order modulator would exhibit strong limit cycle behavior, whereas a 3<sup>rd</sup> order modulator would consume unnecessary current. The power consumption of the digital delta-sigma modulator is kept low by adopting a low supply voltage that is sufficient for reliable operation. Section III. E describes the voltage regulators.

As shown in Fig. 6, the integer-N PLL is a standard charge-pump based type II PLL [25] optimized for low power consumption. It has a phase frequency detector (PFD) and a 16nA charge pump. The loop filter sets the loop bandwidth to 1kHz to minimize the overall noise from the VCO and digital  $\Delta\Sigma$  modulator. The VCO is a current-starved ring oscillator with a nominal frequency of 262kHz. The total current consumption of the PLL including pre-divider is 290nA.

### **C. Temperature to Digital Converter (TDC)**



To achieve TCXO stability, a BJT-based temperature sensor is combined into a switched capacitor delta-sigma modulator as shown in Fig. 7(a). BJT-based sensors are known to achieve the best combination of accuracy and energy efficiency [26]. It is also known that switched capacitor delta-sigma modulators offer high resolution at low power, particularly for low bandwidth applications such as tracking temperature changes.

The BJT-based sensor's block diagram is shown in Fig. 7(a). As shown, two identical NPNs are biased at a collector current ratio of  $p = 6$ . The resulting base-emitter voltage,  $V_{BE}$ , has a negative temperature coefficient of approximately  $-2\text{mV}/^\circ\text{C}$ . The difference between their base-emitter voltages is proportional-to-absolute temperature (PTAT), i.e.  $\Delta V_{BE} = V_{BE2} - V_{BE1} = (kT/q) \cdot \ln(p)$  where  $k$  is Boltzmann constant,  $q$  is charge, and  $T$  is the absolute temperature, with unit of Kelvin. Rather than the more commonly used PNPs, NPNs were used in this design because of their higher current gain [27]. The temperature to digital converter (TDC) generates a digital bit-stream, whose average value is proportional to  $(\alpha \cdot \Delta V_{BE}) / V_{BG}$ , where  $\alpha = 14$  and  $V_{BG} = V_{BE1} + \alpha \cdot \Delta V_{BE}$  is a voltage with a slightly positive temperature dependence, which improves the sensor's overall linearity [28]. The TDC is based on a 2<sup>nd</sup>-order switched-capacitor (SC)  $\Delta\Sigma$  modulator. As shown in Fig. 7(a), its main components are two SC integrators and a 1-bit quantizer. Both integrators are based on folded-cascode OTAs, with the first OTA gain-boosted to improve its DC gain. Depending on the quantizer's output ( $\text{bit}_{\text{out}}$ ), the modulator's next input is either  $-V_{BE1}$  ( $\text{bit}_{\text{out}}=1$ ) or  $\alpha \cdot \Delta V_{BE}$  ( $\text{bit}_{\text{out}}=0$ ) [28]. This charge-balancing scheme ensures that the average value of  $\text{bit}_{\text{out}}$  is equal to the desired ratio  $(\alpha \cdot \Delta V_{BE}) / (V_{BE1} + \alpha \cdot \Delta V_{BE})$ .  $\Delta V_{BE}$  is integrated over  $\alpha$  clock cycles and then sampled exclusively [29]. This technique only have one unit sampling capacitor ( $C_s$ ) which avoids the extra area and mismatch errors associated with implementing  $\alpha$  with multiple sampling capacitors, and also ensures that the first integrator's

closed-loop gain is fixed, irrespective of the modulator's state. As shown,  $-V_{BE}$  is integrated during a single clock cycle, while  $\Delta V_{BE}$  is integrated over  $\alpha$  clock cycles. In other words, each  $\Delta\Sigma$  cycle would take either 1 or  $\alpha$  clock cycles, when  $\text{bit}_{\text{out}}$  is 1 or 0, respectively. Several dynamic techniques are used to improve the TDC's accuracy. The sensor front-end's current sources are dynamically matched to mitigate their mismatch, while the first integrator's offset and flicker noise are mitigated by employing correlated double sampling (CDS) [30]. To mitigate charge injection errors, the 1<sup>st</sup> integrator employs a fully differential structure using minimum size switches. Any residual offset is then removed by system-level chopping, at the expense of a doubled conversion time [31]. To provide a differential input to the first integrator, the positions of the current sources are swapped during the two phases of each  $\Delta\Sigma$  clock cycle. This simultaneously averages out the mismatch between the two BJTs [28].

Applying dynamic element matching (DEM) technique to the front-end's current sources improves their matching, but since the modulator's input then changes over multiple  $\Delta\Sigma$  clock cycles, it could also fold quantization-noise back into the signal band [32]. This could significantly impact the signal-to-noise ratio. Previous work mitigated this effect by randomization [33] or by the use of bitstream-controlled DEM [34]. We addressed this problem with the DEM principle illustrated in Fig. 7(b). Since a complete DEM cycle requires  $(\rho+1)$  clock cycles, it can be combined with the  $\alpha$  clock cycles required to integrate  $\Delta V_{BE}$ . By choosing  $\alpha = n(\rho+1)$ , where  $n=1,2,3,\dots$ , a full DEM cycle can be completed during exactly one  $\Delta\Sigma$  cycle, thus avoiding any quantization-noise fold-back.

The total current consumption of the implemented TDC is  $4.5\mu\text{A}$  operating at a  $262\text{kHz}$  sampling clock. Of the total current consumption,  $1.5\mu\text{A}$  is consumed by the front-end,  $1.7\mu\text{A}$  is dissipated by the loop filter and  $0.8\mu\text{A}$  is used by the decimation filter, the digital filter, and the

clock generator. System-level chopping requires two TDC conversions, which doubles the conversion time to 6ms at room temperature. The TDC achieves a resolution of 25mK (rms), which leads to a figure of merit (Energy/Conversion  $\times$  Resolution<sup>2</sup>) of 24pJ°C<sup>2</sup> [26]. This compares favorably with the state of the art [35].

To meet the 1 $\mu$ A total-current-consumption target, the TDC is duty-cycled to reduce its average current consumption. However, the use of duty-cycling leads to a trade-off between temperature tracking accuracy and power consumption. Applications require a frequency error of < 1ppm in the presence of temperature ramps of  $\pm 1^\circ\text{C}/\text{sec}$ . To meet this, the TDC's update rate is set to 3 Samples/sec. This results in an average current of 105nA.

#### **D. Voltage Regulators**

A significant fraction of the chip's total current consumption and area is dedicated to voltage regulation, which is important for three reasons. First, to meet the TCXO frequency stability specifications, the performance of the analog blocks must be preserved over a wide range of external supply voltages and supply ripple. In particular, the MEMS oscillation frequency is function of bias voltage and drive amplitude, so these must be regulated in the presence of supply variations or noise. Second, digital power consumption can be reduced by operating digital circuits at the minimum voltage required to meet all timing constraints. Third, some applications benefit from powering the 32kHz timing reference directly from an unregulated battery in order to reduce current consumption in standby mode. For these applications, a low power high voltage regulator has been included in the design to extend the supply range to 4.5V without requiring external components or high-voltage fabrication process options. Figure 8 shows a block diagram of the employed voltage regulation scheme. The components are

described in detail below.

### *Bias Generation and Voltage Regulation for Analog Blocks*

To allow for operation down to external voltages of 1.2V in XO mode, a sub-1V bandgap reference based on the architecture proposed by Banba et al. is used [36]. This bandgap voltage serves as the reference for a programmable closed-loop master analog voltage regulator as shown in Fig. 8. The 1.2V output of this master regulator is replicated by open-loop slave stages, which provide stable independent power supplies for all remaining analog blocks on the chip. Separate power domains are important for isolating sensitive circuits from noisy ones (e.g. the highly duty-cycled TDC) and for reducing cross-talk between different clock domains. The open-loop slave architecture provides power savings compared to separate closed-loop regulators, since each slave stage maintains unconditional stability and consumes zero current. The bandgap reference and master/slave regulators consume 230nA and enable the system to achieve supply sensitivity less than  $\pm 0.25\text{ppm/V}$ .

### *Voltage Regulator for Digital Block*

The digital regulator uses a replica biasing architecture to minimize digital power consumption while guaranteeing timing closure over process and temperature variations. The replica structure in Fig. 9 consists of a series stack of NMOS and PMOS which match the devices used in the digital standard cells. Driving a constant current  $I_{\text{set}}$  into this series stack generates a voltage  $V_{\text{GS}_{\text{ref}}}$ , which varies inversely with MOS process and temperature as shown in Fig. 9. Using  $V_{\text{GS}_{\text{ref}}}$  as the supply level for digital gates that match the replica transistors therefore guarantees that those gates have a minimum current drive capability of  $I_{\text{set}}$ . A programmable resistor  $R_{\text{set}}$  is used to add margin  $I_{\text{set}} \times R_{\text{set}}$  (maximum 100mV) to the digital supply to ensure this minimum current drive capability even in the presence of threshold mismatch or supply droop. This

master/slave architecture similar to that used in the analog regulators supplies the digital blocks with  $VDD_{\text{dig}} \approx VGS_{\text{ref}} + I_{\text{set}} \times R_{\text{set}}$ . This scheme guarantees the digital regulator's stability, even in the presence of the large supply current variations that result from duty-cycling the TDC and temperature compensation engine.

### *High Voltage Regulator*

Operating directly from an unregulated 4.5V supply, such as a battery, requires special consideration to prevent over-voltage stress of the thick oxide devices in this 180-nm process, which have a maximum operating voltage of 3.63V. A simple means of providing over-voltage protection would be to add two diodes in series with supply  $V_{\text{Battery}}$ , thereby dropping the internal supply voltage ( $VDD_{\text{int}}$ ) to  $V_{\text{Battery}} - 2V_{\text{Diode}}$ , where  $V_{\text{Diode}}$  is the voltage drop across one of the protection diodes. Unfortunately, this solution places severe limits on the *minimum* external supply voltage required to maintain  $VDD_{\text{int}} > 1.2\text{V}$ , especially considering that the voltage drop across these diodes can vary dramatically with process, temperature, and supply current. To solve this problem, a regulator in parallel with two series protection diodes is employed, as shown in Fig. 10. In this circuit, when  $V_{\text{Battery}}$  is high, the two protection diodes conduct and  $VDD_{\text{int}} = V_{\text{Battery}} - 2V_{\text{Diode}}$ . At intermediate voltages, the regulator partially bypasses the protection diodes and maintains  $VDD_{\text{int}} = V_{\text{REF}} + V_{\text{FB}}$ , where  $V_{\text{REF}}$  is a 1.2V reference provided by internal regulators and  $V_{\text{FB}}$  is the voltage drop across the feedback diodes biased with 8nA current shown in Fig. 10. When  $V_{\text{Battery}}$  drops below  $V_{\text{REF}} + V_{\text{FB}}$ , the regulator simply acts as a switch shorting  $VDD_{\text{int}}$  to  $V_{\text{Battery}}$ .

## **E. Drivers**

There are two options for the output driver: a rail-to-rail CMOS and a low swing driver. With a low-swing driver, the CVF current can be reduced by  $V_{\text{swing}}/V_{\text{DD}}$ . In most applications, the following block driven by this oscillator does not require full swing input. As shown in Fig. 11, as long as the output clock waveform crosses the two defined thresholds of  $V_{\text{top}}$  and  $V_{\text{bottom}}$  it is suitable for the application. As shown in Fig. 12, in this design the driver has two regulators which together control its output swing. CMOS transmission gates are used to alternate between independently programmable  $V_{\text{ref}_{\text{up}}}$  and  $V_{\text{ref}_{\text{dn}}}$  giving control on the swing of the output clock. Capacitive charge sharing generates fast output transitions followed by slow single pole settling from the regulators. The total power consumption of each regulator is 60nA. To further reduce the output driver power consumption, the output frequency can be divided down to 1Hz in powers of 2. Figure 13 demonstrates a quantitative comparison between the full and low-swing driver current consumption versus capacitor load. The external VDD is set to 1.8V, which limits the rail-to-rail driver to a 1.8V output swing. For the low-swing driver, the output swing is set to 0.6V. As shown, the low-swing driver reduces the total power consumption by 55% for a load capacitor of 15pF.

#### IV. Measurement Results

Figure 14(a) shows the 180-nm CMOS die with area of  $1.2\text{mm}^2$ , and MEMS die with area of  $0.17\text{mm}^2$ . On the CMOS chip, the PLL, TDC and OSC consume  $0.3\text{mm}^2$  and the digital including 3<sup>rd</sup> order polynomial correction occupies  $0.5\text{mm}^2$ . The oscillator can be assembled in conventional wire-bonded plastic packages where the 524kHz MEMS resonator is attached and wire-bonded to a programmable MEMS oscillator system to fit in a  $2 \times 1.2\text{mm}^2$  QFN package. To reduce the size further, the MEMS resonator can be flipped-chip bonded to the CMOS die in a  $1.55\text{mm} \times 0.85\text{mm}$  chip-scale package (CSP), as shown in Fig. 14(b). In this packaging, epoxy

under-fill is applied between two dies to fully insulate the MEMS-CMOS interconnections, leaving the complete package fully compatible with standard lead-free PCB assembly processes. With a 3.3V supply voltage, the measured average current of the chip is 1.0 $\mu$ A with 32kHz output under no external load condition. In the low power XO mode, with the PLL disabled, a current consumption reduces to 0.6 $\mu$ A. Figure 15 shows a break-down of the TCXO mode power consumption. SPICE-level simulation estimates that the oscillator (including charge pump) consumes 240nA, the PLL (including delta sigma modulator) consumes 290nA, and the temperature sensor (including temperature compensation engine) consumes 150nA. All the currents reported are with the internal supply voltages of the blocks set to 1.2V-1.4V. Figure 16 displays the transient current profile with a peak value of 5.5 $\mu$ A. The TDC conversion rate is set to 3 samples/sec. After each conversion, TDC and compensation engine sleep while a low power wake-up circuitry runs to turn on TDC every 330mS. In each conversion, it takes 1ms for the BJT core and modulator to initialize, 6ms for two back-to-back conversions at 25°C, and 2ms to evaluate the polynomial. Figure 17 shows the measured  $V_{DD_{int}}$  versus  $V_{Battery}$  when high voltage regulator is enabled. As shown, with this regulator, the internal voltage safely lands between 1.5V and 3.63V when  $V_{Battery}$  varies from between 1.5V to 4.5V.

Shown in Fig. 18(a), measured frequency stability over temperature of -40°C to +85°C is better than  $\pm 100$ ppm for 28,000 XO devices. With only room temperature calibration, the initial accuracy of the XO devices is within  $\pm 3$ ppm. With temperature compensation enabled (TCXO mode), the measured frequency accuracy improved to  $\pm 3$ ppm for 28,000 TCXO devices as displayed in Fig. 18(b). These devices are trimmed individually at five temperature points on wafer level. The reader may wonder with individual trimming process all techniques such as DEM, CDS in temperature sensor were not necessary. However, these techniques are

implemented to reduce stress sensitivity. As a result, solder down shift is limited to be less than  $\pm 1.5$ ppm over temperature range of  $-40^{\circ}\text{C}$  to  $85^{\circ}\text{C}$ . Figure 19 shows the temperature tracking performance of TCXO device: a temperature transient as fast as  $1.5^{\circ}\text{C}/\text{sec}$  is applied and measured normalized frequency error is plotted. An evident from the figure, temperature compensation with TDC conversion rate of 3Samples/sec is able to correct frequency changes over temperature to within  $\pm 3$ ppm.

Noise performance of a 32kHz clock is critical when it is used in wake-up circuitry for phones. The overall noise performance applicable for this application is shown in Fig. 20 which demonstrates the wake-up time accuracy. It is the measured peak-to-peak long term jitter (LTJ) at stride of 2.5sec for 100 devices with a mean value of  $0.7\mu\text{sec}$ . As shown, it is well below the target noise performance suited for this application. In low power mode where the PLL and TDC are powered down, LTJ is  $3.6\mu\text{sec}$ .

Table 1 summarizes the measured performance and compares it with existing quartz-based 32kHz XO and TCXO devices. As shown, the described 32kHz MEMS-based oscillator outperforms quartz crystal-based solutions in several aspects but most notably in current consumption (at least 2x less) and package area (at least 6x smaller package) while demonstrating  $\pm 3$ ppm frequency stability over the industrial temperature range.

#### **IV. Conclusion**

This paper presents the first 32kHz MEMS-based oscillator. It achieves TCXO frequency stability of  $\pm 3$ ppm, a footprint of  $1.5 \times 0.8\text{mm}^2$ , and  $1\mu\text{A}$  current consumption. Frequency stability performance and low power consumption are achieved by combining a low temperature sensitivity MEMS resonator with an accurate temperature-to-digital converter and a low power



fractional-N PLL, and by employing techniques such as sub-threshold mode circuit design, duty-cycling, open-loop voltage regulation, and low swing drivers.

## **References**

- [1] S. Kanbayashi, S. Okano, K. Hiramata, T. Kudama, "Analysis of Tuning Fork Crystal Units and Application into Electronic Wrist Watches," *30th Annual Symposium on Frequency Control*, pp. 167-174, 1976.
- [2] E. Momosaki, "A brief review of progress in quartz tuning fork resonators," *Frequency Control Symposium, 1997., Proceedings of the 1997 IEEE International*, pp.552,565, May 1997.
- [3] Datasheet, "Epson SG-3050BC," [Online]  
[http://www5.epsondevice.com/en/quartz/tech/discon/pdf/sg-3050bc\\_e113.pdf](http://www5.epsondevice.com/en/quartz/tech/discon/pdf/sg-3050bc_e113.pdf)
- [4] Datasheet, "Micro Crystal OV-7604-C7," [Online]  
<http://www.farnell.com/datasheets/14223.pdf>
- [5] Datasheet, "Maxim integrated DS32KHz," [Online]  
<http://datasheets.maximintegrated.com/en/ds/DS32kHz.pdf>
- [6] Datasheet, "Epson TG-3530SA," [Online]  
<http://www.eea.epson.com/portal/pls/portal/docs/1/1547462.PDF>
- [7] Datasheet, "Kyocera KT3225T," [Online]  
[http://global.kyocera.com/prdct/electro/pdf/khz/kt3225t\\_e.pdf](http://global.kyocera.com/prdct/electro/pdf/khz/kt3225t_e.pdf)
- [8] S. Dalla Piazza, "Quartz Tuning Forks: A high-volume, low-cost, high-tech MEMS product," [Online]. Available: <http://www.go4time.eu/publications/37-general.html>.
- [9] W. Hsu, "Resonator Miniaturization for Oscillator," *Frequency Control Symposium*, pp.392-395, 2008.
- [10] M. Perrott, J. Salvia, F. Lee, A. Partridge et al., "A Temperature-To-Digital Converter for a MEMS-Based Programmable Oscillator with  $< \pm 0.5$ -ppm Frequency Stability and  $< 1$ -ps Integrated Jitter," *IEEE J. Solid-State Circuits*, vol. 48, no.1, pp. 276 - 291, Jan. 2013.
- [11] A. Partridge, H. C. Lee, "We know that MEMS is replacing quartz. But why? And why now?" *European Frequency and Time Forum & International Frequency Control Symposium*, pp. 411-416, July 2013.
- [12] C .T. Nguyen, R. T. Howe, "An integrated CMOS micromechanical resonator high-oscillator," *IEEE J. Solid State Circuits*, vol. 34, no. 4, pp. 440-455, April 1999.
- [13] D. Ruffieux, A. Pezous et al., "Silicon-resonator-based, 3 $\mu$ A real-time clock with  $\pm 5$ ppm frequency accuracy," *ISSCC Dig. Tech. Papers*, pp. 210-211, Feb. 2009.

- [14] S. Z. Asl, Sh. Mukherjee et al., "A  $1.55 \times 0.85 \text{mm}^2$  3ppm  $1.0 \mu\text{A}$  32.768 kHz MEMS-based oscillator," *ISSCC Dig. Tech. Papers*, pp. 226-227, Feb. 2014.
- [15] V. Kaajakari, "(Electrical) equivalent circuits for microresonators," [Online]. Available: [http://www.kaajakari.net/~ville/research/tutorials/eq\\_circ\\_tutorial.pdf](http://www.kaajakari.net/~ville/research/tutorials/eq_circ_tutorial.pdf).
- [16] "SiTime's MEMS First Process," SiTime Corp. [Online] [http://www.sitime.com/support2/documents/AN20001\\_MEMS\\_First\\_Process.pdf](http://www.sitime.com/support2/documents/AN20001_MEMS_First_Process.pdf).
- [17] A. K. Samarao, F. Ayazi, "Temperature Compensation of Silicon Resonators via Degenerate Doping," *Electron Devices, IEEE Transactions on*, vol. 59, no. 1, pp. 87-93, Jan. 2012.
- [18] M. Shahmohammadi, B. P. Harrington, R. Abdolvand, "Zero temperature coefficient of frequency in extensional-mode highly doped silicon microresonators," *Frequency Control Symposium (FCS), 2012 IEEE International*, pp 1 – 4.
- [19] R. Melamud, S.A. Chandorkar , B. Kim , H. K. Lee , J. Salvia , G. Bahl , M. A. Hopcroft and T. W. Kenny, "Temperature insensitive composite micromechanical resonators," *J. Microelectromech. Syst.*, vol. 18, no. 6, pp. 1409 -1419, Dec. 2009.
- [20] E. Vittoz, M. Degrauwe, and S. Bitz, "High-performance crystal oscillator circuits: theory and application," *IEEE J. Solid State Circuits*, vol. 23, no.3, pp. 774-783, June 1988.
- [21] D. Aebischer, H. Oguey, V. Von Kaenel, "A 2.1-MHz crystal oscillator time base with a current consumption under 500nA," *IEEE J. Solid-State Circuits*, vol. 32, no.7, pp.999-1005, July 1997.
- [22] B. Cagdaser, D. Chen, "Cancellation of dynamic offset in mos resistors," U.S. Patent 20140118073 , 22 Feb 2013.
- [23] V. Kaajakari, T. Mattila, A. Oja and H. Seppa , "Nonlinear limits for single-crystal silicon microresonators," *J. Microelectromech. Syst.*, vol. 13, no. 5, pp.715 -724, Oct. 2004.
- [24] T. A. D. Riley, "Delta-sigma modulation in fractional-N frequency synthesis," *IEEE J. Solid-State Circuits*, vol. 28, no.5, pp. 553 - 559, May 1993.
- [25] F. Gardner, *Phaselock Techniques*, 2<sup>nd</sup> edition, New York, Wiley & Sons, 1979.
- [26] K.A.A. Makinwa, "Smart Temperature Sensors in Standard CMOS," *Procedia Engineering*, pp. 930-939, Sept. 2010.
- [27] F. Sebastiano, L.J. Breems, K.A.A. Makinwa, S. Drago, D. Leenaerts, B. Nauta, "A 1.2-V  $10 \mu\text{W}$  NPN-Based Temperature Sensor in 65-nm CMOS With an Inaccuracy of  $0.2^\circ\text{C}$  ( $3\sigma$ ) from  $-70^\circ\text{C}$  to  $125^\circ\text{C}$ ," *IEEE J. Solid-State Circuits*, vol. 45, no. 12, pp. 2591 - 2601, Dec 2010.
- [28] M. A. P. Pertijs, K. Makinwa, J. Huijsing, "A CMOS smart temperature sensor with a  $3\sigma$  inaccuracy of  $0.1^\circ\text{C}$  from  $55^\circ\text{C}$  to  $125^\circ\text{C}$ ," *IEEE J. Solid-State Circuits*, vol. 40, no. 12, pp. 2805–2815, Dec. 2005.

- [29] S.M. Kashmiri, M.A.P. Pertijs, K.A.A. Makinwa, "A Thermal-Diffusivity-Based Frequency Reference in Standard CMOS with an Absolute Inaccuracy of  $\pm 0.1\%$  from  $55^{\circ}\text{C}$  to  $125^{\circ}\text{C}$ ," *IEEE J. Solid-State Circuits*, vol. 45, no. 12, pp. 2510-2520, Dec. 2010.
- [30] C. C. Enz and G. C. Temes, "Circuit techniques for reducing the effects of op-amp imperfections: auto-zeroing, correlated double sampling, and chopper stabilization," *Proc. IEEE*, vol. 84, no. 11, pp. 1584–1614, Nov. 1996.
- [31] K. Souri, K. A. A. Makinwa, "A  $0.12\text{mm}^2$   $7.4\mu\text{W}$  Micropower Temperature Sensor with an Inaccuracy of  $0.2^{\circ}\text{C}$  (3-Sigma) from  $-30^{\circ}\text{C}$  to  $125^{\circ}\text{C}$ ," *IEEE J. Solid-State Circuits*, vol. 46, no. 7, pp. 1693 - 1700, July 2011.
- [32] M. Vadipour, "Techniques for Preventing Tonal Behavior of Data Weighted Averaging Algorithm in  $\Sigma\Delta$  Modulators," *IEEE Transactions on Circuits and systems II: Analog and Digital Signal Processing.*, vol. 47, no. 11, pp. 1137-1144, Nov. 2000.
- [33] C. B. Wang, "A 20-bit 25-kHz Delta-Sigma A/D Converter Utilizing a Frequency-Shaped Chopper Stabilization Scheme," *IEEE J. Solid-State Circuits*, vol. 36, no. 3, pp. 566-569, March 2001.
- [34] M.A.P. Pertijs, J.H. Huijsing, "A Sigma-Delta Modulator with bitstream-controlled Dynamic Element Matching," *Solid-State Circuit Conference, ESSCIRC 2004*, pp. 184-190.
- [35] K.A.A.Makinwa, "Smart Temperature Sensor Survey", [Online] Available: [http://ei.ewi.tudelft.nl/docs/TSensor\\_survey.xls](http://ei.ewi.tudelft.nl/docs/TSensor_survey.xls)
- [36] H. Banba, H. Shiga, A. Umezawa, T. Miyaba, T. Tanzawa, S. Atsumi, and K. Sakui, "A CMOS bandgap reference circuit with sub-1-V operation," *IEEE J. Solid-State Circuits*, vol 34, no. 5, pp. 670-674, May 1999.

### Caption List:

Fig. 1. Progress in size reduction of 32kHz X and XOs.

Fig. 2. Block diagram of the MEMS-based 32kHz clock generator.

Fig. 3. a) Tuning H-style fork 524kHz MEMS resonator (b) simplified block diagram and (c) Electrical model of the resonator

Fig. 4. Simplified block diagram of sustaining circuit.

Fig. 5. Automatic gain control circuit.

Fig. 6. Block diagram of PLL and its different configurations in XO, TCXO and low power mode.

Fig. 7. a) Block diagram of the temperature sensor b) The timing diagram of the proposed DEM algorithm.

Fig. 8. Block diagram of voltage regulators. Analog regulator adopts open loop architecture.

Fig. 9. Digital voltage regulator biases digital block with a minimum required supply over process and temperature corners.

Fig. 10. Low-power high-voltage regulator.

Fig. 11. Block diagram of output driver. Low-swing driver feature to reduce power.

Fig. 12. Circuit implementation of low-swing driver. Full control on output swing by programming the regulator reference.

Fig. 13. Current consumption vs. load capacitor using CMOS and low swing driver.

Fig. 14. Die photograph of 524kHz MEMS die and a 180-nm CMOS chip in a) QFN wire-bonded and b) chip scale packages.

Fig. 15. The current consumption of each main block in the system.

Fig. 16. Transient current profile of entire chip when TDC conversion rate is 3Samples/sec.

Fig. 17. Measured  $V_{DD_{int}}$  versus  $V_{Battery}$  when high voltage regulator is enabled.

Fig. 18. Frequency stability in a) XO and b) TCXO configurations.

Fig. 19. TCXO response to temperature ramp.

Fig. 20. Measured long term jitter in 2.5sec time stride for 100 TCXO devices.

Table 1. Performance summary of XO and TCXO devices and comparison table.