

## Integrated High-Side Current Sensors

Xu, L.

**DOI**

[10.4233/uuid:af423f76-ed01-4dce-a24b-dc0257f9c4a2](https://doi.org/10.4233/uuid:af423f76-ed01-4dce-a24b-dc0257f9c4a2)

**Publication date**

2020

**Document Version**

Final published version

**Citation (APA)**

Xu, L. (2020). *Integrated High-Side Current Sensors*. [Dissertation (TU Delft), Delft University of Technology]. <https://doi.org/10.4233/uuid:af423f76-ed01-4dce-a24b-dc0257f9c4a2>

**Important note**

To cite this publication, please use the final published version (if applicable).  
Please check the document version above.

**Copyright**

Other than for strictly personal use, it is not permitted to download, forward or distribute the text or part of it, without the consent of the author(s) and/or copyright holder(s), unless the work is under an open content license such as Creative Commons.

**Takedown policy**

Please contact us and provide details if you believe this document breaches copyrights.  
We will remove access to the work immediately and investigate your claim.

# **Integrated High-Side Current Sensors**

Printed by Proefschrift Maken | [www.proefschriftmaken.nl](http://www.proefschriftmaken.nl)

Copyright © 2020 by Long XU

All rights reserved. No part of this publication may be reproduced or distributed in any form or by any other means, or stored in a database or retrieval system, without the prior written permission of the author.

# Integrated High-Side Current Sensors

Dissertation

for the purpose of obtaining the degree of doctor  
at Delft University of Technology

by the authority of the Rector Magnificus Prof.dr.ir. T.H.J.J. van der

Hagen

Chair of the Board for Doctorates

to be defended publicly on

Tuesday 15, December 2020 at 12:30 o'clock

by

Long XU

Master of Science in Electronics, Chinese Academy of Sciences, China

born in Gansu, P.R. China

This dissertation has been approved by the promotor.

Composition of the doctoral committee:

Rector Magnificus,	chairperson
Prof. dr. K.A.A. Makinwa	Delft University of Technology, promotor

Independent members:

Prof.dr.ir. A.J.P. Theuwissen	Delft University of Technology
Prof.dr.ir. L.C.N. de Vreede	Delft University of Technology
Prof.dr.ir. W.M.C. Sansen.	Katholieke Universiteit Leuven
Prof.dr. B. Wicht	Leibniz University Hannover
Dr. Q. Fan	Delft University of Technology
Dr. C. van Vroonhoven	Analog Devices Inc, Germany



## Table of Contents

<b>LIST OF ABBREVIATIONS</b> .....	<b>I</b>
<b>1. Introduction</b> .....	<b>1</b>
1.1 Motivation and Objective .....	1
1.2 Background and Challenges.....	2
1.3 Performance Review of Commercial Current Sensors .....	6
1.4 Organization of the Thesis.....	8
References.....	9
<b>2. An Overview of Shunt-Based Current Sensors</b> .....	<b>11</b>
2.1 High-Side Sensing versus Low-Side Sensing .....	11
2.2 An Overview of HV Interface Circuits for High-Side Current Sensing.....	12
2.3 An Overview of Shunt Resistors .....	16
2.4 An Overview of Temperature Compensation Schemes.....	17
2.5 Conclusion.....	18
References.....	20
<b>3. Beyond-the-Rails ADC for High-Side Current Sensing</b> <b>23</b>	
3.1 Basic Concept.....	23
3.2 HV Input Chopper.....	24
3.3 Prototype ADC I.....	28
3.4 Prototype ADC II.....	34
3.5 Conclusion.....	42
References.....	43
<b>4. Design of Integrated High-Side Current Sensors and Temperature Compensation Schemes</b> .....	<b>45</b>
4.1 Current Sensor I Based on An Analog Temperature Compensation Scheme.....	45
4.2 Current Sensor II Based on A Hybrid Temperature Compensation Scheme.....	63
4.3 Conclusion .....	71
References.....	72
<b>5. Conclusions and Future Work</b> .....	<b>73</b>

5.1 Original Contributions .....	73
5.2 Future Work .....	74
References.....	75
<b>Summary .....</b>	<b>77</b>
<b>Samenvatting.....</b>	<b>81</b>
<b>Acknowledgments.....</b>	<b>85</b>
<b>List of Publications .....</b>	<b>87</b>
<b>About the Author.....</b>	<b>89</b>

# LIST OF ABBREVIATIONS

<b>AC</b>	Alternating Current
<b>ADC</b>	Analog-to-Digital Converter
<b>BCD</b>	Bipolar-CMOS-DMOS
<b>CCIA</b>	Capacitively-Coupled Instrumentation Amplifier
<b>CDS</b>	Correlated Double Sampling
<b>CHL</b>	Low-Frequency Chopping
<b>CM</b>	Common-Mode
<b>CMOS</b>	Complementary Metal Oxide Semiconductor
<b>CMRR</b>	Common-Mode Rejection Ratio
<b>DAC</b>	Digital-to-Analog Converter
<b>DC</b>	Direct Current
<b>DM</b>	Differential-Mode
<b>MOM</b>	Metal-Oxide-Metal
<b>OTA</b>	Operational Transconductance Amplifier
<b>PCB</b>	Printed Circuit Board
<b>PSRR</b>	Power Supply Rejection Ratio
<b>PTAT</b>	Proportional-to-Absolute-Temperature
<b>RVG</b>	Reference Voltage Generator
<b>SFDR</b>	Spurious-Free Dynamic Range
<b>SNR</b>	Signal-to-Noise Ratio
<b>SNDR</b>	Signal-to-Noise and Distortion Ratio
<b>TCR</b>	Temperature Coefficient of Resistance
<b>TCS</b>	Temperature Compensation Scheme
<b>TS</b>	Temperature Sensor
<b><math>\Delta\Sigma</math></b>	Delta-Sigma

# 1. Introduction

## 1.1 Motivation and Objective

The internet of things (IoT) has greatly increased the use of sensors in today's world. A wide variety of sensors can be found in our smartphones, our homes and our working places. Current sensors are one of the most widely used types of sensors and will be the focus of this thesis. They measure the magnitude and the direction of a current flow, and can be found in a wide range of applications, such as:

- *Battery charge estimation in smartphones, tablets, laptops and other portable devices. This requires current sensors with high dynamic range. (Figure 1.1).*
- *Over-current protection due to fault operation and short circuits. This requires fast sensors with high-current capability.*
- *H-bridge motor control. This requires bidirectional current sensors with high-voltage and high-current capability.*




Figure 1.1. Battery charge estimation.

With more and more functions being integrated into our portable devices, the amount of PCB space allocated to each function (including current sensing) becomes increasingly limited. In addition, battery size is also limited. A good example of a space-constrained design is a wireless in-ear headphone, which must be small enough to fit into a human ear. Modern current sensors must therefore satisfy two main requirements. First, they should be compact and require no external components. Second, their power consumption should be as low as possible to avoid degrading battery life. This is especially important in portable electronic devices, in which current monitoring is an always-on requirement. The object of this thesis is then to develop fully integrated current sensors with low power consumption.

## 1.2 Background and Challenges

There are several different current sensing techniques. Each technique offers different current sensing ranges, and none are suitable for all applications. Depending on how the sensing element is connected to the monitored system, current sensing techniques can be classified into two categories: indirect and direct [1].

Most indirect current sensors use the fact that current flowing through a conductor will generate a magnetic field. Examples of such indirect sensing techniques include inductive sensors (e.g., using Rogowski coils) and magnetic field sensors (e.g. using Hall effect [2]). Inductive and magnetic sensors enable non-contact current measurements and are well suited for use in high common-mode (CM) voltage ( $>100\text{V}$ ) and high current ( $>100\text{A}$ ) applications. However, inductive sensors cannot sense DC currents, and both types of sensors are relatively complex and

expensive. Typically, they can achieve an 0.2%-5% sensing inaccuracy [1]. Another type of indirect current sensing can be found in some DC-DC converters [3]. In order to measure the large current (several tens Amps) of the output stage, it is first scaled down to a much smaller current by an active current mirror, and then converted to a voltage by a shunt resistor (Figure 1.3). In this way, the extra losses associated with directly inserting a shunt resistor in the high current path are avoided.




Figure 1.2. Simplified diagrams of (a) a Rogowski coil and (b) a Hall effect sensor.




Figure 1.3. Simplified current sensing configuration in a DC-DC converter: from V. Michal [3].

Direct current sensing is based on Ohm's law of resistance. By placing a shunt resistor in series with a load, the current through the load can be determined by measuring the voltage drop across the shunt resistor (Figure 1.4). The shunt-based sensors can sense both AC and DC current with an inaccuracy of 0.1%-2% depending on what types of shunt resistors are used [1]. Although shunt resistors generate power loss and add circuit impedance, they are more widely used, mainly due to the following advantages:

- *Low cost*
- *Simple implementation*
- *High sensing resolution*




Figure 1.4. Shunt-based current sensing.

The focus of this thesis will be on the design of shunt-based current sensors. This involves meeting two main challenges.

The first relates to the input CM range (ICMR) of the current sensor's interface circuitry. Applications like over-current protection and motor

control require a wide ICMR (up to several tens of Volts). Since the shunt resistor is electrically connected to the monitored system, the interface circuitry of a current sensor must then be designed to safely handle large CM voltages [4-5]. The design of interface circuitry that can do this without consuming excessive power and silicon area is one of the challenges that will be addressed in this thesis. Previous solutions consume either high power ( $>9\text{mW}$ ) [4] or large silicon area ( $>1.4\text{mm}^2$  excluding ADC) [5].

The second is related to the co-integration of the interface circuitry and the shunt resistor. Most shunt-based current sensors consist of a discrete resistor with a low temperature coefficient of resistance (TCR) and a chip that houses the interface circuitry. This approach results in a large PCB area and, thus, high cost. To reduce this, shunt resistors can be integrated on the same chip or package with interface circuits. Either CMOS-compatible metal layers [7] or a lead-frame from a plastic package [8-10] can be used for this purpose.

One drawback of fully integrated resistors is their relatively large TCR ( $\sim 0.3\%/K$ ). Some form of temperature compensation is then required to achieve decent inaccuracy over a wide temperature range, and in the presence of the significant Joule heating caused by large currents. The implementation of on-chip temperature compensation schemes with minimum power consumption and chip area is the second challenge that will be addressed in this thesis.

## 1.3 Performance Review of Commercial Current Sensors

Most work on shunt-based current sensors has been performed by industry. Major players in this field are Texas Instruments, Maxim Integrated and Analog Devices. Their early products consisted of a wide range of current sensing amplifiers [10-11], intended for use with off-chip shunt resistors. They generally offer low offset ( $<100\mu\text{V}$ ), low gain error ( $<0.5\%$ ) and wide ICMR (0-100V) and high CMRR ( $>100\text{dB}$ ) in order to accurately amplify small shunt voltages before further processing. To enable direct communication with a microcontroller, more recent products [12-13] also include an ADC to provide a digital output. Over the past few years, several products have been developed [14-15] that integrate shunt resistors and interface electronics into a single package to reduce PCB area. Table 1.1 summarizes the key performance specifications of these products. It can be seen that most modern current sensors provide the following two features:

- *Integration of an ADC to provide a digital output*
- *Co-integration of a shunt resistor*

However, integration of an ADC leads to greater supply currents ( $>100\mu\text{A}$ ). In addition, products with integrated shunts typically exhibit more gain error than those using off-chip shunts. The main objective of this thesis is to design modern current sensors (with co-integrated ADCs and shunt resistors) that draw less supply current and have lower gain error. Some key target specifications are listed below:

1. Wide ICMR (>15V) to enable both low-side and high-side current sensing
2. Low offset (<100 $\mu$ V)
3. Low gain error (<1%)
4. Low supply current (<100 $\mu$ A)

Table 1.1 Performance summary of state-of-the-art current sensors

	INA210	MAX44284	MAX9611	ISSCC 2020	INA260	LTC2947
Shunt integration	No	No	No	No	Yes	Yes
ADC integration	No	No	Yes	Yes	Yes	Yes
Current sense range	N.A	N.A	N.A	N.A	$\pm 15$ A	$\pm 30$ A
ICMR	26V	36V	60V	60V	36V	15V
Gain error	1%	0.05%	0.5%	0.5%	0.5%	1%
Offset	35 $\mu$ V	2 $\mu$ V	500 $\mu$ V	5 $\mu$ V	10 $\mu$ V	4.5 $\mu$ V
Conversion time	N.A	N.A	2ms	N.A	8.2ms	100ms
Resolution	N.A	N.A	13 $\mu$ V	N.A	2.5 $\mu$ V	0.9 $\mu$ V
Current	100 $\mu$ A	41.5 $\mu$ A	2.6mA	5-60 $\mu$ A	420 $\mu$ A	3.5mA

## 1.4 Organization of the Thesis

The remainder of this thesis is divided into four chapters.

Chapter 2 briefly compares the two main shunt-based current sensing configurations: high-side and low-side. This is followed by a brief review of various HV interface designs for high-side current sensing. In addition, several temperature compensation schemes are described, together with their pros and cons.

Chapter 3 introduces the beyond-the-rails ADC, which greatly simplifies the implementation of HV interface circuits for high-side current sensing. Based on this concept, two prototype ADCs [16-17] are presented with both circuits implementation details and measurement results.

Chapter 4 describes two novel temperature compensation schemes (TCS): analog TCS and hybrid (analog & digital) TCS. These schemes greatly simplify the system-level implementation of a current sensor and minimize overall power consumption. By combining these two schemes with a beyond-the-rails ADC, two fully integrated high-side current sensors have been realized [18-19]. Their circuit implementation is described, together with some experimental results.

Finally, chapter 5 concludes the thesis, and potential future work is presented at the end of the chapter.

## References

- [1] S. Ziegler *et al.*, "Current Sensing Techniques: A Review," *IEEE Sensors J.*, vol. 9, no. 4, pp. 354-376, 2009.
- [2] M. Motz *et al.*, "A Miniature Digital Current Sensor with Differential Hall Probes Using Enhanced Chopping Techniques and Mechanical Stress Compensation", *Proc. IEEE Sensors*, pp. 1-4, Oct. 2012.
- [3] V. Michal, "Absolute Value, 1% Linear and Lossless Current-Sensing Circuit for the Step-Down DC-DC Converters with Integrated Power Stage," *IEEE J. Solid-State Circuits*, vol. 49, no. 5, pp. 1256–1270, May. 2014.
- [4] J. F. Witte *et al.*, "A Current-Feedback Instrumentation Amplifier with 5 $\mu$ V Offset for Bidirectional High-Side Current-Sensing," *IEEE J. Solid-State Circuits*, vol. 43, no. 12, pp. 2769-2775, Feb. 2015.
- [5] Q. Fan *et al.*, "A Capacitively Coupled Chopper Instrumentation Amplifier with a  $\pm 30$ V Common-Mode Range, 160dB CMRR and 5 $\mu$ V Offset," *ISSCC Dig. Tech. Papers*, pp. 74-76, Feb. 2012.
- [6] S. H. Shalmany *et al.*, "A  $\pm 5$ A Integrated Current-Sensing System with  $\pm 0.3\%$  Gain Error and 16  $\mu$ A Offset from  $-55\text{ }^{\circ}\text{C}$  to  $+85\text{ }^{\circ}\text{C}$ ," *IEEE J. Solid-State Circuits*, vol. 51, no. 4, pp. 800–808, Apr. 2016.
- [7] S. H. Shalmany *et al.*, "A  $\pm 36$ -A Integrated Current-Sensing System with a 0.3% Gain Error and a 400- $\mu$ A Offset From  $-55\text{ }^{\circ}\text{C}$  to  $+85\text{ }^{\circ}\text{C}$ ," *IEEE J. Solid-State Circuits*, vol. 52, no. 4, pp. 1034-1043, Apr. 2017.
- [8] W. M. Andreycaak *et al.*, "Current Sense Element Incorporated into Integrated Circuit Package Lead Frame," Nov. 21 2000. US Patent 6,150,714.
- [9] E. W. Porter *et al.*, "Current Sensor Using Leadframe as Sensing Element," May 21 2013. US Patent 8,446,159.
- [10] INA210 datasheet, Texas Instruments, <https://www.ti.com/product/INA210>.
- [11] MAX 44284 datasheet, Maxim Integrated, <https://datasheets.maximintegrated.com/en/ds/MAX44284.pdf>.
- [12] MAX 9611 datasheet, Maxim Integrated, <https://datasheets.maximintegrated.com/en/ds/MAX9611-MAX9612.pdf>.
- [13] Caspar van Vroonhoven, "A 0-to-60V-Input VCM Coulomb Counter with Signal-Dependent Supply Current and  $\pm 0.5\%$  Gain Inaccuracy from  $-50\text{ }^{\circ}\text{C}$  to  $125\text{ }^{\circ}\text{C}$ ," *ISSCC Dig. Tech. Papers*, pp. 348-349, Feb. 2020.

- [14] INA260 datasheet, Texas Instruments, <https://www.ti.com/product/INA260>.
- [15] LTC2947 datasheet, Analog Devices, <https://www.analog.com/media/en/technical-documentation/datasheets/LTC2947.pdf>.
- [16] L. Xu *et al.*, "A 110dB SNR ADC with  $\pm 30\text{V}$  Input Common-Mode Range and  $8\mu\text{V}$  Offset for Current Sensing Applications," in *ISSCC Dig. Tech. Papers*, pp. 90-91, Feb. 2015.
- [17] L. Xu *et al.*, "A 10kHz-BW 93.7 dB-SNR chopped  $\Delta\Sigma$  ADC with 30V input CM range and 115dB CMRR at 10kHz," *Proc. IEEE A-SSCC*, pp. 49-52, Nov. 2017.
- [18] L. Xu *et al.*, "A  $\pm 4\text{-A}$  High-Side Current Sensor With 0.9% Gain Error From  $-40^\circ\text{C}$  to  $85^\circ\text{C}$  Using an Analog Temperature Compensation Technique," *IEEE J. Solid-State Circuits*, vol. 53, no. 12, pp. 3368-3376, Oct. 2018.
- [19] L. Xu *et al.*, "A  $\pm 12\text{-A}$  High-Side Current Sensor With 25 V Input CM Range and 0.35% Gain Error From  $-40^\circ\text{C}$  to  $85^\circ\text{C}$ ," *IEEE Solid-State Circuits Lett.*, vol. 1, no. 4, pp. 94-97, Jul. 2018.

## 2. An Overview of Shunt-Based Current Sensors

In this chapter, the pros and cons of high-side and low side current sensing are discussed. The main challenge associated with high-side current sensing is the design of the interface circuits, which in contrast to low-side sensing, must be able to sense small differential voltages in the presence of large CM voltages. Thus, the chapter begins with an overview of the current state-of-the-art in HV interface design. This is followed by an overview of various types of shunt resistors and temperature compensation schemes.

### 2.1 High-Side Sensing versus Low-Side Sensing

Shunt-based current sensors can be used in both high-side and low-side configurations. Each of these has its own advantages and disadvantages.

As shown in Figure 2.1, a shunt resistor can be placed between the load and ground, or between the supply and the load. The former configuration is referred to as low-side current sensing, while the latter is referred to as high-side current sensing. High-side current sensing has two major advantages over low-side current sensing: First, it can detect load currents caused by accidental shorts to ground, and second, it does not increase the resistance in the ground path. However, the associated interface circuits must be able to handle large and dynamic CM voltages,

which makes their implementation more complex than for low-side current sensing. In the next section, several existing HV interface designs will be discussed.




Figure 2.1. Low-side current sensing (left) and high-side current sensing (right).

## 2.2 An Overview of HV Interface Circuits for High-Side Current Sensing

Conventionally, interface circuits for high-side current sensing consist of a HV instrumentation amplifier (IA) with a wide ICMR. It shifts the small voltage drop across the shunt from a HV domain to a LV domain, in which it can be digitized by a conventional ADC (Figure 2.2). The HV IA thus isolates the ADC from large CM voltages, in addition, its gain relaxes the ADC's noise requirements.




Figure 2.2. HV Interface circuits for high-side current sensing.

The most straightforward way of implementing a HV IA is as a resistive-feedback IA as shown in Figure 2.3. The resistive divider formed by resistors  $R_1$  and  $R_3$  attenuates the input CM, thus facilitating the use of a low-voltage opamp. However, its DC CMRR and gain inaccuracy are primarily limited by the matching of  $R_{1-4}$ . One of such designs [1] achieves 1% gain error and 100dB DC CMRR. In [2], the current-feedback topology is employed for high-side current sensing. (Figure 2.4). The input transconductor  $G_3$  and feedback transconductor  $G_4$  convert the input and feedback voltages into corresponding currents. Their difference is then nulled by the gain of  $G_m3$ . To handle large input CM voltages, its input transconductor  $G_m1$  is powered from the HV domain, resulting in significant power consumption. It achieves a 30V ICMR while consuming  $200\mu\text{A}$  from a 30V supply and another  $650\mu\text{A}$  from a 5V supply. Also, it exhibits a 0.2% gain error and a 143dB DC CMRR.




Figure 2.3. Resistive-feedback IA




Figure 2.4. Current feedback IA.

The IAs developed in [3-4] are based on an inverting topology with capacitive feedback, combined with chopping technique (Figure 2.5). Originally developed for biomedical applications [5-7], this approach offers significant advantages in HV applications. The input capacitors block CM voltages, while the use of chopping allows the amplification of DC signals and simultaneously mitigates offset and  $1/f$  noise. The metal-oxide-metal (MOM) capacitors available in most CMOS technologies provide effective HV-to-LV isolation, and can also be used to implement the capacitive feedback network. Therefore, a wide ICMR can be achieved without the need for an opamp with a HV input-stage. The design described in [4] achieve a  $\pm 30\text{V}$  ICMR while drawing only  $78\mu\text{A}$  from a single  $5\text{V}$  supply. Its gain error and DC CMRR are  $0.13\%$  and  $160\text{dB}$ , respectively.




Figure 2.5. Capacitively-coupled IA.

In [10], a novel bootstrapped switch topology is proposed that enables a SAR ADC to handle both differential-mode (DM) signals and CM mode signals beyond its supply voltage. It achieves a 50V CM and DM range while consuming 1.3mA from a 3.3V supply. To accommodate large DM signals, HV DMOS transistors are used, which leads to increased chip area. Moreover, the large DM signal range leads to poor resolution in a small DM signal range which current sensing applications require.

## 2.3 An Overview of Shunt Resistors

In a shunt-based current sensing system, the shunt can be implemented with either off-chip or on-chip resistors. Bulk metal foil resistors, power metal strip resistors and thin-film resistors are the most commonly used off-chip resistors [11]. They have low (tens to hundreds of ppm/°C) temperature coefficients of resistance (TCR) and low tolerances (less than  $\pm 0.5\%$ ), but are relatively expensive and so are not suitable for low-cost applications. In [12], the use of a PCB copper trace is proposed as a low-cost alternative. However, the trace has a large TCR ( $\sim 0.39\%/^{\circ}\text{C}$ ), resulting in large errors due to the Joule heating associated with high current levels. Compensating for such errors is complicated by the difficulty in ensuring good thermal coupling between a PCB trace and an on-chip temperature sensor. Similarly, the metal layers of a CMOS chip [13-17], its bond wires [18-19], or its lead-frame [20-23] can be used to make low-ohmic (from sub-m $\Omega$  to 10m $\Omega$ ) shunts. Compared to off-chip resistors, these have two main advantages: lower cost and smaller footprint (no external components). However, above mentioned on-chip resistors suffer from large TCR ( $>0.3\%/^{\circ}\text{C}$ ), and so an efficient temperature compensation scheme is usually essential to achieve

reasonably low inaccuracy. A notable exception is the lead-frame shunt described in [23], which achieves low TCR by using a relatively expensive, non-copper lead-frame.

## 2.4 An Overview of Temperature Compensation Schemes

Temperature compensation of an on-chip shunt can be implemented either in the analog domain [17], [21] or in the digital domain [13-16]. In [17], the shunt's TCR is compensated by the ADC's reference buffer, which is a resistive-feedback amplifier. Two types of resistors are utilized in the feedback network to make the temperature dependency of the buffer match that of the shunt, thus cancelling the effect of self-heating errors at the ADC's output. Since the current sensor in [17] is embedded in a class-D amplifier, its current sensing performance is not discussed in the paper. Similarly, an amplifier with a temperature-dependent resistive-feedback network can be used to amplify the shunt voltage before it is digitized [21]. To compensate for the shunt's TCR, its gain is designed to have an equal-but-opposite temperature coefficient and the spread of the shunt resistance is also corrected by trimming the amplifier's gain. This approach achieves a 3% gain error over a  $\pm 15\text{A}$  range. Digital compensation schemes developed in [13-16] share the similar basic principle. As shown in Figure 2.6, the shunt's temperature is sensed by an on-chip temperature sensor and this information is used to correct the ADC's output with the help of a 2<sup>nd</sup>-order polynomial engine. Two designs presented in [15] exhibit same 0.3% gain error over a  $\pm 5\text{A}$  range and a  $\pm 36\text{A}$  range, respectively.




Figure 2.6. Digital temperature compensation scheme.

## 2.5 Conclusion

This chapter presents an overview of HV interface circuits and temperature compensation schemes. Both of them are core elements of a fully integrated current sensor, and largely determine the power, cost and area of the entire sensor system.

Although the power efficiency of HV IAs has been improved by using more advanced topologies [2-3], they still consume a significant amount of chip area. To eliminate the need for HV IAs, one of the main goals of this thesis is to develop a HV ADC which can directly digitize small differential signals in the presence of large CM voltages while operating with a low supply voltage (Figure 2.7). Since such ADCs can have an ICMR which is greater than the supply voltage or less than ground, it is called the beyond-the-rails ADC.




Figure 2.7. High-side current sensing interface design with beyond-the-rails ADC.

In terms of temperature sensor schemes, the implementation of analog compensation schemes is simpler than that of digital ones since there is no need for digital backend to post-processing the ADC output. However, extra resistive-feedback IAs are still needed in existing schemes [17], [21], which results in increased complexity and power consumption. Digital temperature schemes [13-16] achieve superior inaccuracy with the help of temperature sensors. Temperature sensing inaccuracy has a major impact on the current sensing inaccuracy. Dynamic offset cancellation techniques are required to achieve reasonably small temperature sensing inaccuracy. In order to further reduce their power

consumption and complexity, an improved analog scheme and a hybrid analog/digital schemes have been developed in the work described in this thesis.

## References

- [1] INA210 datasheet, Texas Instruments, <https://www.ti.com/product/INA210>.
- [2] J. F. Witte *et al.*, "A Current-Feedback Instrumentation Amplifier with 5 $\mu$ V Offset for Bidirectional High-Side Current-Sensing," *IEEE J. Solid-State Circuits*, vol. 43, no. 12, pp. 2769-2775, Feb. 2015.
- [3] Q. Fan *et al.*, *Capacitively-Coupled Chopper Amplifiers*. Cham, Switzerland: Springer, 2017.
- [4] C. Birk *et al.*, "A 60 V capacitive gain 27 nV/ $\sqrt{\text{Hz}}$  137 dB CMRR PGA with  $\pm 10$ V inputs," in *IEEE ISSCC Dig. Tech. Papers*, Feb. 2012, pp. 376–377.
- [5] R. Harrison *et al.*, "A Low-Power Low-Noise CMOS Amplifier for Neural Recording Applications," *IEEE J. Solid-State Circuits*, vol. 38, no. 6, pp. 958-965, June 2003.
- [6] T. Denison *et al.*, "A 2 $\mu$ W 100nV Hz Chopper Stabilized Instrumentation Amplifier for Chronic Measurement of Neural Field Potentials," *IEEE J. Solid-State Circuits*, vol. 42, no. 12, pp. 2934-2945, December 2007.
- [7] Q. Fan *et al.*, "A 1.8 $\mu$ W 60 nV/ $\sqrt{\text{Hz}}$  Capacitively-Coupled Chopper Instrumentation Amplifier in 65 nm CMOS for Wireless Sensor Nodes," *IEEE J. Solid-State Circuits*, vol. 46, no. 7, pp. 1534-1543, July 2011.
- [8] L. Xu *et al.*, "A 110dB SNR ADC with  $\pm 30$ V Input Common-Mode Range and 8 $\mu$ V Offset for Current Sensing Applications," in *IEEE ISSCC Dig. Tech. Papers*, pp. 90-91, Feb. 2015.
- [9] L. Xu *et al.*, "A 10kHz-BW 93.7 dB-SNR chopped  $\Delta\Sigma$  ADC with 30V input CM range and 115dB CMRR at 10kHz," *Proc. IEEE A-SSCC*, pp. 49-52, Nov. 2017.
- [10] I. Özkaya, *et al.*, "A 50 V input range 14 bit 250 kS/s ADC with 97.8 dB SFDR and 80.2 dB SNR," in *Proc. IEEE ESSCIRC*, Sep. 2014, pp. 71–74.
- [11] "Vishay Foil Resistors: Design and Selector Guide for High-Precision Resistors", [http://www.vishaypg.com/docs/49789/DSG\\_VFR.pdf](http://www.vishaypg.com/docs/49789/DSG_VFR.pdf).
- [12] H. Yeom and B. Bakkloglu, "0-30V Common Mode Range, 120dB CMRR, and 10nV/  $\sqrt{\text{Hz}}$  Noise Floor Current Shunt Monitor IC with An Embedded  $\Sigma\Delta$  Modulated

Digital Interface,” *Analog Integr. Circuits and Signal Process.*, vol. 73, pp. 339–351, Oct. 2012.

[13] S. H. Shalmany *et al.*, “A Micropower Battery Current Sensor with  $\pm 0.03\%$  ( $3\sigma$ ) Inaccuracy from  $-40$  to  $+85^\circ\text{C}$ ,” in *IEEE ISSCC Dig. Tech. Papers*, Feb. 2013, pp. 386–387.

[14] S. H. Shalmany *et al.*, “A  $\pm 5\text{A}$  Integrated Current-Sensing System with  $\pm 0.3\%$  Gain Error and  $16\ \mu\text{A}$  Offset from  $-55^\circ\text{C}$  to  $+85^\circ\text{C}$ ,” *IEEE J. Solid-State Circuits*, vol. 51, no. 4, pp. 800–808, Apr. 2016.

[15] S. H. Shalmany *et al.*, “A  $\pm 36\text{-A}$  Integrated Current-Sensing System with a  $0.3\%$  Gain Error and a  $400\text{-}\mu\text{A}$  Offset From  $-55^\circ\text{C}$  to  $+85^\circ\text{C}$ ,” *IEEE J. Solid-State Circuits*, vol. 52, no. 4, pp. 1034–1043, Apr. 2017.

[16] S. H. Shalmany, Integrated CMOS Current Sensing Systems for Coulomb Counters. Ph.D. dissertation, Delft University of Technology, 2019.

[17] A. Nagari, E. Allier, F. Amiard, V. Binet, and C. Fraise, “An  $8\ 2.5\ \text{W}$   $1\%$ -THD  $104\ \text{dB(A)}$ -dynamic-range class-D audio amplifier with ultra-low EMI system and current sensing for speaker protection,” *IEEE J. Solid-State Circuits*, vol. 47, no. 12, pp. 3068–3080, Dec. 2012.

[18] D. R. Disney *et al.*, “Power Integrated Circuit with Bond-Wire Current Sense,” Apr. 23 2009. US Patent App. 11/874,744.

[19] D. J. DeBeer *et al.*, “Bondwire Utilized for Coulomb Counting and Safety Circuits,” June 23 2009. US Patent 7,550,806.

[20] M. A. M. Arshad, “Semiconductor Package with Internal Shunt Resistor,” Mar. 22 2007. US Patent App. 11/231,595.

[21] W. M. Andreyckak *et al.*, “Current Sense Element Incorporated into Integrated Circuit Package Lead Frame,” Nov. 21 2000. US Patent 6,150,714.

[22] E. W. Porter *et al.*, “Current Sensor Using Leadframe as Sensing Element,” May 21 2013. US Patent 8,446,159.

[23] U. Udompanyavit and S. Kummerl, “Integrated Shunt Resistor with External Contact in a Semiconductor Package,” Dec. 4 2012. US Patent 8,324,721.



## 3. Beyond-the-Rails ADC for High-Side Current Sensing

In this chapter, the beyond-the-rails ADC concept is introduced, and the design of its key building block, a HV chopper, is described. Two prototype ADCs [1-2] are presented, both of which achieve a high resolution and a wide ICMR, while operating from a low supply voltage. This makes them suitable for high-side current sensing applications.

### 3.1 Basic Concept

A beyond-the-rails ADC is similar to a capacitively-coupled instrumentation amplifier (CCIA) in that capacitors are used to isolate a low-voltage front-end from large CM voltages. The front-end consists of a switched-capacitor (SC) integrator (Figure 3.1), which is an elementary building block of discrete-time  $\Delta\Sigma$  ADCs. It employs the same front-end structure as a CCIA: an input chopper followed by a pair of capacitors. The input chopper  $CH_{IN}$  samples input signals in a cross-coupled fashion such that a charge proportional to the differential input signal is transferred to the integration capacitors  $C_{1,2}$ , while the input CM voltage is blocked by the sampling capacitors  $C_{S1,2}$ . By using such integrators, a beyond-the-rails  $\Delta\Sigma$  ADC can be realized, whose ICMR is mainly limited by the voltage rating of the capacitors used. Although this sampling scheme has been used to improve the SNR of  $\Delta\Sigma$  ADCs by effectively doubling the signal amplitude across the input sampling capacitors  $C_{S1,2}$  [3], its potential to extend the ADC's ICMR has not been previously explored.




Figure 3.1. SC integrator with cross-coupled sampling scheme.

In a HV BCD technology,  $C_{S1,2}$  can be implemented as HV fringe capacitors with large breakdown voltages (up to several tens of volts). However, the input chopper  $CH_{IN}$  must also be able to accurately and reliably handle small differential input signals in the presence of large CM voltages. The following section will describe the detailed implementation of  $CH_{IN}$ .

## 3.2 HV Input Chopper

The core of the HV input chopper is similar to the one developed for a HV CCIA [4]. A simplified schematic of the  $CH_{IN}$  is shown in Figure 3.2. It is driven by two non-overlapping clocks  $\Phi1L$  and  $\Phi2L$ , which are generated by LV (1.8V/5V) logic. They are capacitively-coupled to the gates of four sampling switches  $M_{1-4}$  via a level shifter composed of two HV capacitors  $C_{1-2}$  and a latch  $M_{5-6}$ . Due to the cross-coupled sampling scheme,  $M_{1-4}$  can share one set of coupling capacitors. This leads to a more compact implementation than that proposed in [5], in which each switch needs a separate bootstrap capacitor.




Figure 3.2. Simplified schematic of the HV input chopper CH<sub>IN</sub>.

In [4], the reference node of the level shifter (the source terminals of M<sub>5-6</sub>) is tied to one of the input terminals (e.g., V<sub>ip</sub>) such that the coupled clock is always superimposed on V<sub>ip</sub>. If V<sub>ip</sub> is higher than V<sub>in</sub>, the gate-source voltages (V<sub>GS</sub>) of M<sub>2</sub> and M<sub>4</sub> will still be slightly positive ( $\approx V_{ip} - V_{in}$ ) when they are supposed to be off. This results in a certain leakage current, especially at high temperatures. Moreover, the bodies of M<sub>1-4</sub> are tied to their sources, which in turn creates parasitic diodes between CH<sub>IN</sub>'s input and output terminals and also contributes extra leakage current.

As discussed in [6], the leakage current of the chopper switches can degrade the inaccuracy of bidirectional current sensing. To prevent this, a minimum selector MS<sub>1-2</sub> is inserted between the input terminals V<sub>ip</sub> and V<sub>in</sub>, to select the lowest input voltage. Its output (node A) is tied to the reference of the clock level shifter such that the coupled clocks are always superimposed on V<sub>min</sub> (the lower of V<sub>ip</sub> and V<sub>in</sub>). It ensures that

$V_{GS}$  of  $M_{1-4}$  will always be equal or less than zero when they are off. In addition, the body of each switch is also connected to node A which prevents forward biasing of their parasitic diodes.

To further reduce their channel leakage current, both the sampling switches  $M_{1-4}$  and the latch  $M_{5-6}$  are implemented with high- $V_{th}$  NMOS devices, while the minimum selector  $M_{S1-2}$  is made from low- $V_{th}$  devices to extend its operational range. All of them are isolated by a semi-floating HV N-well (HVNW), which forms two back-to-back connected parasitic diodes  $D_{P1}$ ,  $D_{P2}$  with the local P-well (LPW) and the P-substrate (PSUB), respectively (Figure 3.3). The LPW is connected to one of the input terminals via the minimum selector. If the input CM voltage rises,  $D_{P1}$  will ensure that the potential of the HVNW will follow. In this case,  $D_{P2}$  will be reverse-biased and so its breakdown voltage determines the upper limit of the ADC's ICMR. When the input CM voltage drops below ground, the HV PNP transistor connected to the HVNW will turn on and the potential of the HVNW will be clamped at  $V_{dd}$  (1.5-5V). This ensures that  $D_{P2}$  is always reverse-biased to prevent potential latch-up. Meantime,  $D_{P1}$  is reverse-biased and so its breakdown voltage sets the lower limit of ICMR. The breakdown voltages of  $D_{P1}$  and  $D_{P2}$  are determined by the chosen process (70V in a 180nm HV process). The leakage currents at both input nodes are almost identical because of the small differential input voltage ( $< \pm 100\text{mV}$  for current sensing applications), and it will appear as a common-mode disturbance.




Figure 3.3. Cross section of the isolated NMOS transistor in CH<sub>IN</sub>.

Figure 3.4 shows the schematic of CH<sub>IN</sub> with extra protection circuits. Four diodes D<sub>1-4</sub> are added in parallel with M<sub>1-4</sub> to limit their drain-source voltages when a large input CM transient presents. In addition, a current mirror composed of M<sub>7-9</sub> and another coupling capacitor C<sub>3</sub> are added to protect the gates of M<sub>1-4</sub>. When the input CM voltage (source voltage of M<sub>1-4</sub>) drops rapidly, the voltage at node A ( $V_{\min}$ ) will follow via the minimum selector, which turns on the transistor M<sub>8</sub>. Then the transistors M<sub>7</sub>, M<sub>9</sub> will mirror the operation of M<sub>8</sub> and lower the voltages at nodes B and C (gate voltage) to limit the  $V_{GS}$  of M<sub>1-4</sub>. When the input CM voltage rises,  $V_{\min}$  also rises via the minimum selector, and the parasitic diodes D<sub>BD1</sub>, D<sub>BD2</sub> between M<sub>5-6</sub>'s bodies and drains will limit the source-gate voltages ( $V_{SG}$ ) less than the threshold voltage of these diodes.

This chopper scheme will be used in two prototype ADCs presented in the following sections.




Figure 3.4. Schematic of CH<sub>IN</sub> with extra protection circuits.

### 3.3 Prototype ADC I

This section presents the first prototype of a beyond-the-rails ADC [1]: ADC I. It is targeted for battery charge estimation (based on high-side current sensing) where high resolution and low offset are required. A wide ICMR is obtained by the HV chopper described in the previous section. Several dynamic offset cancellation techniques are used to achieve low offset and good CMRR.

### 3.3.1 Circuit Implementation

Figure 3.5 shows the block diagram of the ADC I. It consists of a single-loop single-bit SC  $\Delta\Sigma$  ADC with a feed-forward architecture. ADC I samples at 150kHz and uses a 5pF sampling capacitor to achieve a 110dB SNR (thermal noise limited) over a 100Hz BW. A 3<sup>rd</sup>-order loop filter is chosen to ensure the quantization noise is well below the thermal noise. An inner set of HV choppers ( $CH_{in}$ ), together with switches  $\Phi 1$  and  $\Phi 2$ , implements a correlated double sampling (CDS) scheme that mitigates the effect of the 1<sup>st</sup> OTA's offset and  $1/f$  noise. Further offset reduction is obtained with the help of an outer set of HV choppers ( $CH_{sys}$ ), which together with a digital chopper at the modulator's output, implement a system-level chopping scheme. During  $\Phi 1$ , the input signal  $V_{in}$  and the OTA's offset are sampled on the input capacitors  $C_s$ . During  $\Phi 2$ , the HV chopper ( $CH_{in}$ ) reverses the input and thus transfers a charge packet proportional to  $2 \cdot C_s \cdot V_{in}$  to the integration capacitors  $C_{int}$ . The input capacitors are implemented as HV fringe capacitors with a breakdown voltage of 80V. The feedback capacitors are also implemented with the same type of capacitors, to ensure good matching and hence, low gain inaccuracy.

The 1<sup>st</sup> integrator is implemented around a folded-cascode gain-boosting OTA, which achieves 120dB DC gain and draws 40 $\mu$ A. Its unity-gain bandwidth is 2MHz to meet the settling requirement. The 2<sup>nd</sup> and 3<sup>rd</sup> integrators are scaled down to improve power efficiency. They are built around single-stage folded-cascode OTAs, each of them has a gain of 90 dB and draws only 5 $\mu$ A. The comparator is composed of a pre-amplifier and a dynamic latch. For flexibility, the decimation is performed by an off-chip 512-tap sinc<sup>3</sup> filter.




Figure 3.5. Block diagram of the ADC I.

### 3.3.2 Experimental Results

ADC I was realized in a HV 0.18 $\mu\text{m}$  CMOS process (Figure 3.6). It occupies an active area of 0.8 $\text{mm}^2$  and draws 101  $\mu\text{A}$  from a 5V supply. The sampling frequency is 150kHz and the signal bandwidth is 100Hz. Figure 3.7 gives the  $2^{22}$ -point FFT output spectrum for a -6.2dB input signal (relative to the ADC's 2.8V reference) that is superimposed on a 25V CM voltage. Figure 3.8 shows the measured SNR/SNDR versus input amplitude. The peak SNR, SNDR and SFDR are 110.1dB, 100.6dB and 100.8dB respectively. The ADC's ICMR is limited to  $\pm 30\text{V}$  by the ESD diodes at input terminals. The peak SNDR only varies by 0.5dB over the  $\pm 30\text{V}$  ICMR, demonstrating the excellent linearity of the HV chopper over the full ICMR. Figure 3.9 depicts the ADC's low-frequency characteristics obtained from 15 samples. Its offset is less than 250 $\mu\text{V}$  with CDS alone, which improves to 8 $\mu\text{V}$  after system-level

chopping (at 0.5Hz), and, in both cases, changes by less than  $\pm 2\mu\text{V}$  over the full ICMR. The ADC's gain inaccuracy is lower than 0.6%, while its DC CMRR is always greater than 140dB. Although the CMRR rolls off with frequency, it is still greater than 110dB and 72dB at 0.5Hz and 50Hz, respectively (Figure 3.10). The ADC's performance is summarized in Table 3.1.




Figure 3.6. Chip micrograph.




Figure 3.7. Measured  $2^{22}$ -point FFT of the  $\Delta\Sigma$  modulator's output ( $V_{CM}=25V$ ).




Figure 3.8. SNR and SNDR versus input amplitude.




Figure 3.9. Histograms (15 samples) of the measured offset (with and without system-level chopping) and the relative gain error.




Figure 3.10. Measured CMRR over frequency.

Table 3.1. Performance summary

	ADC I [1]
Supply voltage	5V
Input CM range	$\pm 30V$
Input DM range	$4.4V_{p-p}$
SNR	110.1dB
SNDR	100.6dB
SFDR	100.8dB
BW	100Hz
Offset	8 $\mu$ V
CMRR (@DC)	140dB
PSRR (@DC)	80dB
Chip area	0.8mm <sup>2</sup>
Power	505 $\mu$ W

Note: SNR, SNDR and SFDR of the ADC I are measured with a 9.9Hz input signal.

## 3.4 Prototype ADC II

Although ADC I achieved the beyond-the-rails capability, it suffered from limited bandwidth and AC CMRR. A bandwidth of several kHz may be required to track fast current peaks. Moreover, in applications where large CM voltage transients may occur, e.g. in motor current monitoring, an ADC with a high AC CMRR is required. The second prototype ADC II addresses these two issues by operating the ADC at a higher sampling frequency and adopting a different chopping scheme.

### 3.4.1 Circuit implementation

Fig. 3.11 shows the block diagram of ADC II [2]. It employs the same topology as ADC I. However, ADC II samples at 5MHz (33x faster than ADC I) to increase its BW. The 2.5pF sampling capacitors result in a

95dB SNR (thermal noise limited) over a 10kHz BW. Two pairs of capacitors  $C_{S1,2}$  and  $C_{DAC1,2}$  are used for input sampling and DAC feedback respectively. This arrangement allows the ADC's input CM voltage to be different from that of the reference, as required for high-side current sensing. HV fringe capacitors are also used in this design to implement  $C_{S1,2}$  and  $C_{DAC1,2}$ . Two diodes  $D_{A,B}$  are placed after  $C_{S1,2}$  to protect the rest of the ADC from large input CM transients.




Figure 3.11. Block diagram of the ADC II.

All integrators are built around folded-cascode OTAs. The 1<sup>st</sup> integrator achieves 82dB DC gain and 30 MHz unity-gain bandwidth while drawing 230 $\mu$ A. The 2<sup>nd</sup> and 3<sup>rd</sup> integrators are scaled down by 8x to improve power efficiency. The comparator consists of a pre-amplifier and a dynamic latch. The outputs of three integrators are summed by a passive SC adder.

Unlike ADC I, the 1<sup>st</sup> integrator employs a chopping scheme to mitigate its  $1/f$  noise and offset [7]. A pair of choppers ( $CH_{IN}$  and  $CH_{OUT}$ ), controlled by chopping clocks  $CH_{1,2}$  and  $CH_{1d,2d}$ , periodically swaps the position of the integration capacitors  $C_{F1,2}$ . As shown in Figure 3.11, the correct polarity of the input sampling branch is maintained by the clocks  $\Phi A$  and  $\Phi B$  that control the HV input chopper. The chopping frequency is thus at half the modulator's sampling frequency. To minimize intermodulation between the chopping clock and the modulator's quantization noise, the chopping transitions occur in the non-overlapping phase between  $\Phi 1$  and  $\Phi 2$ . The delayed clock  $CH_{1d,2d}$  ensures that  $CH_{IN}$  turns off slightly before  $CH_{OUT}$ . This ensures that signal-dependent charge from  $CH_{OUT}$  is not injected into the virtual ground. The clock network is extensively shielded and balanced to avoid noise coupling.

The advantage of this chopping scheme is that it swaps the position of the sampling capacitors, thus mitigating their mismatch and improving the ADC's high-frequency CMRR. The detailed operation of the 1<sup>st</sup> integrator is shown in Figure 3.12. In one integration cycle ( $CH_1$  is high), the input signal  $V_{ip}$  is sampled on  $C_{S1}$  ( $V_{in}$  is sampled on  $C_{S2}$ ) during  $\Phi 1$ . During  $\Phi 2$ , the HV chopper  $CH_{HVIN}$  reverses the input and thus a positive charge packet  $C_{S1} \cdot (V_{ip} - V_{in})$  is transferred from  $C_{S1}$  to the  $C_{F1}$  (a charge packet  $C_{S2} \cdot (V_{in} - V_{ip})$  is transferred from  $C_{S2}$  to the  $C_{F2}$ ). After 1<sup>st</sup> integration is done, the position of  $C_{F1}$  and  $C_{F2}$  is interchanged with the help of  $CH_{IN}$  and  $CH_{OUT}$ . In the next integration cycle ( $CH_1$  is low), the sampling network keeps cross-connected and  $V_{ip}$  is sampled on the  $C_{S2}$  ( $V_{in}$  is sampled on the  $C_{S1}$ ). During  $\Phi 2$ , a positive charge packet  $C_{S2} \cdot (V_{ip} - V_{in})$  is transferred to  $C_{F1}$  (a charge packet  $C_{S1} \cdot (V_{in} - V_{ip})$  is transferred from  $C_{S2}$  to the  $C_{F2}$ ). Assuming  $C_{S1} = C_S + \Delta/2$  and  $C_{S2} = C_S - \Delta/2$ , the total

positive charge transferred to  $C_{F1}$  after two integration cycles will be  $2 \cdot C_S \cdot (V_{ip} - V_{in})$ . Consequently, the sampling capacitor mismatch is averaged out by chopping.




Figure 3.12. The detailed operation of the 1<sup>st</sup> integrator.

### 3.4.2 Experimental results

ADC II is fabricated in a different 0.18 $\mu$ m HV BCD CMOS process and occupies 0.53mm<sup>2</sup> (Figure 3.13). The chip draws 372  $\mu$ A from a 1.8V supply: 290 $\mu$ A by the three integrators and the comparator, and 82 $\mu$ A by the clock generator.

Figure 3.14 shows the output spectrum with a 500mVp-p differential input signal (the ADC's reference voltage is 600mV) that is superimposed on a 10V CM voltage. When chopping is enabled, the 1/f noise and 2<sup>nd</sup>-order distortion are efficiently suppressed. Figure 3.15 (top)

shows the measured SNR/SNDR versus input amplitude with chopping on. The ADC achieves 93.7dB peak SNR and 89dB SNDR over 10kHz bandwidth at a sampling frequency  $F_s = 5\text{MHz}$ . For small DC inputs, and chopping on, small idle tones were observed due to residual cross-coupling between high-frequency quantization noise and chopping clocks at  $F_s/2$ . As shown in Figure 3.15 (bottom), the SNDR varies by only 0.3dB over the entire ICMR, demonstrating the excellent linearity of the HV chopper. The ADC's ICMR is limited to 0-29V by the ESD diodes at input terminals.

Measurements on 12 samples (Figure 3.16) show that chopping reduces the ADC's maximum offset from 2mV to 110 $\mu$ V. This relatively large residual offset is due to the relatively high chopping frequency (2.5MHz). The minimum CMRR at DC is 131dB with or without chopping. As shown in Figure 3.17, however, chopping improves the CMRR at high frequencies. At 10kHz, the CMRR improves from 97dB to 115dB. The ADC operates from a 1.5V to 2V supply, and its PSRR at DC and 50Hz are 95dB and 90dB respectively. In Table 3.2, the ADC II's performance is summarized. Compared to ADC I, ADC II achieves 100x wider BW and 60dB more AC CMRR while maintaining the beyond-the-rails capability. It's worth noting that current sensing for applications like motor control requires even higher BW [11-13]. Several magnetic-based current sensing analog front-ends [11-13] with several MHz BW have been developed and ADCs with similar BW are needed.




Figure 3.13. Chip micrograph.




Figure 3.14. Measured output spectrum of the  $\Delta\Sigma$  modulator under 10V input CM voltage.




Figure 3.15. SNR & SNDR versus input amplitude (top) and SNDR over input CM range (bottom).




Figure 3.16. Histograms (12 samples) of the measured offset and the CMRR at DC & 10kHz.




Figure 3.17. Measured CMRR versus input frequency (20V<sub>p-p</sub> sinewave is applied for CMRR measurement).

Table. 3.2 Performance summary.

	ADC I [1]	ADC II [2]
Supply voltage	5V	1.5-2V
Input CM range	±30V	29V
Input DM range	4.4V <sub>p-p</sub>	1V <sub>p-p</sub>
SNR	110.1dB	93.7dB
SNDR	100.6dB	89dB
SFDR	100.8dB	94dB
BW	100Hz	10kHz
Offset	8μV	110μV
CMRR (@DC)	140dB	131dB
CMRR (@10kHz)	<65dB	115dB
Chip area	0.8mm <sup>2</sup>	0.53 mm <sup>2</sup>
Power	505μW	670μW

Note: SNR, SNDR and SFDR of the ADC II are measured with a 2.7kHz input signal.

## 3.5 Conclusion

Two beyond-the-rails ADCs have been presented in this chapter. The beyond-the-rails capability is enabled by a capacitively-coupled HV chopper. In addition, several dynamic offset cancellation techniques including chopping and CDS are utilized to reduce the offset and improve the CMRR.

Their performances are compared to other HV interfaces in Table 3.3. Both of them exhibit higher ( $>10\text{dB}$ ) resolution and better power efficiency than another similar HV ADC [8] in a much smaller (50x) input DM range. Their power consumption is similar to a standalone IA [10], and much less than [9] which includes a separate IA and ADC. Most importantly, both ADCs achieve a wide ICMR ( $\pm 30\text{V}$  and  $29\text{V}$ ) while operating from a low supply voltage (5V and 1.8V).

In summary, with the beyond-the-rails capability and precision DC performance, two proposed ADCs can be used as HV interface circuits for high-side current sensing without the need for a dedicated HV IA, thus reducing the overall power consumption and silicon area of the interface circuits. Their specific applications in current sensors will be discussed in the next chapter.

Table 3.3 Performance summary and comparison.

	ADC I [1]	ADC II [2]	[8]	MAX9611 [9]	INA210 [10]
Architecture	ADC	ADC	ADC	IA+ADC	IA
Supply voltage	5V	1.5-2V	3.3V	2.7V-5.5V	2.7V-26V
Input CM range	±30V	29V	0-50V	60V	26V
Input DM range	4.4V <sub>p-p</sub>	1V <sub>p-p</sub>	50V <sub>p-p</sub>	440mV <sub>p-p</sub>	130mV <sub>p-p</sub>
SNR	110.1dB	93.7dB	81dB	73.98dB	--
BW	100Hz	10kHz	125kHz	500Hz	14kHz
Offset	8μV	110μV	--	500μV	35μV
CMRR (@DC)	140dB	131dB	--	120dB	131dB
Power	505μW	670μW	4.29mW	4.32mW	500μW**
FOM*	163dB	165.5dB	155.6dB	124.6dB	--

$$* FOM = SNR + 10\log\left(\frac{BW}{Power}\right)$$

\*\*with a 5V supply

## References

- [1] L. Xu *et al.*, "A 110dB SNR ADC with ±30V Input Common-Mode Range and 8μV Offset for Current Sensing Applications," *ISSCC Dig. Tech. Papers*, pp. 90-91, Feb. 2015.
- [2] L. Xu *et al.*, "A 10kHz-BW 93.7 dB-SNR chopped ΔΣ ADC with 30V input CM range and 115dB CMRR at 10kHz," *Proc. IEEE A-SSCC*, pp. 49-52, Nov. 2017.
- [3] I. Fujimori, *et al.*, "A 5V Single-Chip Delta-Sigma Audio A/D Converter with 111dB Dynamic-Range," in *Proc. IEEE CICC*, May 1996, pp.415-418.
- [4] Q. Fan *et al.*, "A Capacitively Coupled Chopper Instrumentation Amplifier with a ±30V Common-Mode Range, 160dB CMRR and 5μV Offset," *ISSCC Dig. Tech. Papers*, pp. 74-76, Feb. 2012.
- [5] D. Aksin, *et al.*, "25V Sampling Switch for Power Management Data Converters in 0.35μm CMOS with DN MOS," in *Proc. IEEE ESSCIRC*, 2009, pp. 136-139.
- [6] S. H. Shalmany *et al.*, "A ±36-A Integrated Current-Sensing System With a 0.3% Gain Error and a 400-μA Offset From -55°C to +85 °C," *IEEE J. Solid-State Circuits*, vol. 52, no. 4, pp. 1034-1043, Apr. 2017.
- [7] Chris Binan Wang, "A 20-bit 25-kHz Delta-Sigma A/D Converter Utilizing a Frequency-Shaped Chopper Stabilization Scheme," *IEEE J. Solid-State Circuits*, vol. 36, no. 3, pp. 566–569, Mar. 2001.

- [8] I. Özkaya, *et al.*, "A 50V Input Range 14Bit 250kS/s ADC with 97.8dB SFDR and 80.2dB SNR," in *Proc. IEEE ESSCIRC*, pp. 71-74, Sep. 2014.
- [9] Maxim Integrated, MAX9612 Data Sheet.  
<http://datasheets.maximintegrated.com/en/ds/MAX9611-MAX9612.pdf>.
- [10] INA210 datasheet, Texas Instruments, <https://www.ti.com/product/INA210>.
- [11] T. Funk, *et al.*, "A fully integrated DC to 75 MHz current sensing circuit with on-chip Rogowski coil", *Proc. IEEE CICC*, pp. 1-4, Apr. 2018.
- [12] J. Jiang, *et al.*, "Multi-Path Wide-Bandwidth CMOS Magnetic Sensors", *IEEE J. Solid-State Circuits*, vol. 52, no. 1, pp. 198-209, Jan. 2017.
- [13] M. Crescentini, *et al.*, "A 2 MS/s 10A Hall Current Sensor SoC with Digital Compressive Sensing Encoder in 0.16 BCD ", *Proc. IEEE ESSCIRC*, pp. 393-396, Sep. 2016.

# 4. Design of Integrated High-Side Current Sensors and Temperature Compensation Schemes

In this chapter, two integrated high-side current sensors [1-2] are presented. The first design employs an analog temperature compensation scheme (TCS) in order to provide first-order compensation for the current sensing error caused by the metal shunt's large temperature coefficient of resistance (TCR), while maintaining low power consumption. This results in a residual gain error of 0.9% over the industrial temperature range. For improved inaccuracy (0.35%), the second design employs a hybrid analog/digital TCS to correct the residual errors of the analog TCS.

## 4.1 Current Sensor I Based on An Analog Temperature Compensation Scheme

### 4.1.1 System-level Architecture and Shunt Implementation

Figure 4.1 shows the system-level architecture of the current sensor I [1]. It consists of an on-chip metal shunt resistor, a beyond-the-rails ADC and a proportional-to-absolute-temperature (PTAT) reference voltage generator (RVG). The RVG generates a PTAT voltage  $V_{PTAT}$  that substantially compensates for the TCR of  $R_S$ , which, serendipitously, is itself almost exactly PTAT.





Figure 4.1. System-level architecture of the proposed current sensor I.

## A. Shunt Implementation


Figure 4.2 shows the cross-section of the shunt  $R_s$ . It consists of four metal layers M2-M5 connected in parallel, and is similar to the ones described in [3-4]. The oxide separating the metal layers from the substrate provides galvanic isolation. To facilitate accurate temperature compensation, NPN transistors are located directly under the shunt to ensure good thermal coupling. Contacts to these transistors are made via the first metal layer (M1). The thermal coupling between the shunt and the NPNs is further enhanced by the use of thermal vias that connect the shunt to a dummy M1 layer that completely surrounds the NPNs.

As reported in [4], a metal shunt exhibited about 0.1% drift during a long-term (24 days) measurement at high current levels ( $\pm 5A$ ) and high ambient temperature ( $85^\circ C$ ). This is caused by electromigration, and is a strong function of the current density through the shunt [5-6]. To reduce drift while maintaining the same resistance ( $10m\Omega$ ), the metal

shunt in this design ( $880\mu\text{m}\times 450\mu\text{m}$ ) is 20% wider than the one in [4]. In addition, the maximum sensing current is limited by design to 4 A, which represents a further 20% reduction in current density compared to [4]. To minimize the parasitic resistance between the shunt and the outside world, and hence the on-chip power dissipation, the metal shunt is directly connected to the test PCB via 18 short ( $<1\text{mm}$ ) bond wires (each bonding wire has a parasitic resistance of roughly  $300\text{m}\Omega$ ).



(a) Cross-section of  $R_s$




(b) Chip photo of  $R_s$

Figure 4.2. Cross section of the metal shunt  $R_s$  (top) and its chip photo (bottom).


## B. TCR of the Metal Shunt

As shown in Figure 4.3, the resistivities of most nonmagnetic pure metals increases with temperature [7]. The TCR's of the metals used in most CMOS technologies, i.e. aluminum and copper, are nearly PTAT over the industrial temperature range. In practice, however, the TCR of the metal layers used in CMOS process will be affected by geometrical

variation, the presence of impurities and other process-related factors, and so will not be perfectly PTAT [8].



(a)



(b)

Figure 4.3. (a) the resistivities of various metals: taken from [7], (b) behavior of a PTAT reference  $V_{PTAT}$  and the resistance of a metal shunt  $R_S$  over temperature.

### C. Analog Temperature Compensation Scheme

As shown in Figure 4.3, instead of a bandgap voltage, a PTAT voltage  $V_{PTAT}$  ( $=k_V \cdot T_A$ ) is employed as the ADC's reference. Since the metal shunt's temperature dependence is nearly PTAT ( $R_S \approx k_R \cdot T_A$ ,  $T_A$  is absolute temperature) over the industrial temperature range, the shunt's 1<sup>st</sup>-order temperature dependency is corrected at the ADC's output  $D_{out}$  in a ratiometric manner:

$$D_{out} \approx \frac{I_S \cdot R_S}{V_{PTAT}} \approx \frac{I_S \cdot k_R \cdot T_A}{k_V \cdot T_A} \approx \frac{I_S \cdot k_R}{k_V} \quad (4.1)$$

To verify the effectiveness of the analog TCS,  $D_{out}$  is simulated over the industrial temperature range with a fixed (1A) input current. As shown in Figure 4.4,  $D_{out}$  then varies by nearly  $\pm 20\%$  when a bandgap voltage is used as the reference. This drops to  $\pm 0.5\%$  when a PTAT reference is used. The residual error is mainly due to the non-linear components of the shunt's TCR.

To evaluate the effect of the thermal gradient between the shunt and the NPN transistors used to generate the PTAT reference,  $D_{out}$  is also simulated for the case when there is a 4 °C difference between them. As shown in Figure 4.5, the variation of  $D_{out}$  over temperature still remains within  $\pm 0.5\%$ . This shows that the proposed TCS makes the sensor relatively insensitive to on-chip thermal gradients.

Compared to the digital TCS [4-5], the proposed analog TCS eliminates the need for an accurate temperature sensor, which in turn reduces the total calibration time since the characterization of the temperature sensor is not needed. According to the equation 4.1, the gain of the current sensor is mostly determined by the ratio between the shunt

resistance and the reference voltage, and their spread can be corrected simultaneously by a one-point trim.




Figure 4.4. Simulated  $D_{out}$  variation over temperature when a bandgap reference (top) and a PTAT reference (bottom) are applied to the ADC.




Figure 4.5. Simulated  $D_{out}$  variation over temperature with PTAT reference including 4 °C thermal difference.

## 4.1.2 Circuit implementation

### A. ADC

As shown in Figure 4.6, the ADC architecture is similar to that used in ADC I (chapter 3). The order of the loop filter is reduced from three to two due to the relaxed quantization noise requirement. The ADC's full-scale input range is only  $\pm 40\text{mV}$  ( $\pm 4\text{A} \times 10\text{m}\Omega$ ), which results in a very small voltage swing inside the loop filter. Hence, its integrators can be realized with energy-efficient current-reuse amplifiers [9], as shown in Figure 4.7. The amplifiers in both integrators have a minimum DC gain of 80 dB and 800 kHz unity-gain bandwidth while drawing  $5\mu\text{A}$  in total.

The shunt voltage  $V_S$  ( $V_{ip} - V_{in}$ ) is sampled onto input capacitors  $C_{S1}$  (2.5pF) by a HV input chopper  $CH_{HV}$ . In this way, the ADC's active blocks are isolated from input CM voltages, and so can be powered from a LV supply. In a similar manner, a reference voltage  $V_{PTAT}$  is sampled onto feedback capacitors  $C_{S2}$  (2.5pF) with the help of a LV chopper whose polarity is determined by the modulator's bitstream. To obtain wide ICMR and good matching, HV fringe capacitors with a breakdown voltage of 70V are employed to implement both  $C_{S1}$  and  $C_{S2}$ .

The implementation of low-frequency chopping (CHL) is also different from that used in ADC I. The required polarity inversion is achieved by placing an extra pair of choppers around the ADC in [3-4]: one ( $CH_{SYS.IN}$ ) is at its analog input and the other ( $CH_{SYS.OUT}$ ) at its bitstream output. Since the original ADC already has an input chopper ( $CH_{HV}$ ), the function of two choppers  $CH_{SYS.IN}$  and  $CH_{HV}$  can be emulated by swapping the clock signals  $\Phi 1$ ,  $\Phi 2$  applied to  $CH_{HV}$ , as shown in Figure 4.8. This chopping scheme does not cancel the residual offset due to the charge injection mismatch of  $CH_{HV}$ . However, with proper timing, this

mismatched charge will flow into the low-impedance shunt, and so causes negligible offset.




Figure 4.6. Schematic of the beyond-the-rails ADC.




Figure 4.7. Schematic of the current reuse amplifier.




Figure 4.8. Low-frequency chopping implementation and its timing diagram.

## B. PTAT generator

Figure 4.9 shows the schematic of the RVG. It consists of a bias circuit and a bipolar core. The bias circuit generates a PTAT current, which is then mirrored (1:4) to the bipolar core. Benefiting from the availability of vertical NPNs in the chosen process, the bias circuit is implemented without the extra low-offset amplifier required by PNP-based bias circuits [3-4]. Two NPN transistors in the bipolar core are biased at a current density ratio of 7, and so their base-emitter voltage difference  $\Delta V_{BE} = (k/q) \cdot \ln(p) \cdot T_A$  is PTAT, and this is used as the ADC's reference  $V_{PTAT}$ .

Thanks to the analog TCS, a one-point trim will correct both spread in the shunt's resistance and the spread in the absolute value of  $\Delta V_{BE}$  (due to the mismatch of NPNs). Hence, the NPNs do not require dynamic element matching, which represents a simplification over [3-4]. Furthermore, the output of the PTAT reference ( $\sim 50\text{mV}$  at room temperature) is smaller than the bandgap reference ( $\sim 100\text{mV}$ ) used in [3-4], resulting in less swing in the loop filter, and thus relaxing its settling requirement.




Figure 4.9. Schematic of the PTAT RVG and the cross section of the NPN transistor.

The two current sources in the bipolar core are chopped to suppress their  $1/f$  noise. To avoid potential intermodulation between chopping ripple and the ADC's quantization noise, the chopping frequency is the same as the ADC's sampling frequency. Compared to the analog compensation scheme described in [10], which uses a bandgap voltage

followed by a reference buffer with a temperature-dependent gain, the proposed solution is much simpler and more power efficient.

### 4.1.3 Experimental results

The current sensor was implemented in a 0.18 $\mu\text{m}$  HV BCD CMOS technology and occupies 1.4mm<sup>2</sup> (Figure 4.10). It draws 10.9 $\mu\text{A}$  from a 1.5V supply at room temperature. The RVG, the ADC and the digital clock generator consume 4 $\mu\text{A}$ , 5.2 $\mu\text{A}$  and 1.7 $\mu\text{A}$  respectively. Figure 4.11 shows the 2<sup>20</sup>-point FFT output spectrum of the free-running  $\Delta\Sigma$  modulator under different input currents. It is thermal-noise limited in a 1-kHz BW and does not exhibit idle tones. At a sampling frequency of 250-kHz, the ADC achieves a output noise of 1.5 $\mu\text{V}_{\text{rms}}$  in a conversion time of 2ms (Figure 4.12), which translates into a current-sensing resolution of 150 $\mu\text{A}_{\text{rms}}$  based on Ohm's law  $I_{\text{sense}_{\text{rms}}} = V_{\text{noise}_{\text{rms}}} / R_s$  where  $R_s = 10\text{m}\Omega$ .

Similar to the previous simulation shown in Figure 4.4, the sensor was also measured with a fixed 1A input. The ADC's output  $D_{\text{out}}$  then varies by 0.3% over the industrial temperature range (Figure 4.13), which agrees well with the results of simulation. To explore the effect of Joule heating in the shunt,  $\Delta V_{\text{BE}}$  was measured at different input currents (Figure 4.14). It increases by 2.5mV when input current changes from 0A to 4A, which translates into a 15°C temperature rise. Figure 4.15 shows the transient measurement with a 4A current step input. It can be seen that the gain error of the  $D_{\text{out}}$  settles to 0.1% within 40ms (this latency is mainly caused by the limited slew rate of the Keithley 2400 SourceMeter used for the measurement). The slow thermal settling of die temperature (or equivalently  $\Delta V_{\text{BE}}$ ) is also shown.




Figure 4.10. Chip photo of the current sensor I.




Figure 4.11. Measured output spectrum of the  $\Delta\Sigma$  ADC (before decimation) with 0A&1A current input ( $2^{20}$ -point FFT).




Figure 4.12. Measured output noise versus conversion time.




Figure 4.13. Measured  $D_{out}$  variation over temperature.




Figure 4.14. Measured  $\Delta V_{BE}$  versus input current.




Figure 4.15. Transient measurement under a 4-A current step input.

Ten sensors were characterized over a  $\pm 4A$  range from  $-40^{\circ}C$  to  $85^{\circ}C$  (Figure 4.16). After a one-point trim (at  $+3A$  and  $\sim 25^{\circ}C$ ), the sensor's gain error is only 0.05% at room temperature, increasing to 0.9% over the full temperature range. As discussed before, this large gain error over temperature is mainly caused by the higher-order coefficients of the

shunt's temperature dependence, which are not cancelled out by a linear PTAT reference. Over a 25V ICMR, the ADC's maximum offset is 6.4 $\mu$ V (640 $\mu$ A), dropping below 400nV (40 $\mu$ A) when CHL (a 250Hz square wave) is enabled (Figure 4.17). The offset varies by less than 700nV over the full ICMR, corresponding to a CMRR of 151dB, which improves to 158dB after CHL (Figure 4.18). Over a supply range from 1.5V to 2V, the ADC's offset varies by less than 1 $\mu$ V, which corresponds to a DC PSRR of 113dB. This improves to 125dB when CHL is enabled (Figure 4.19). The PSRR at high frequencies is measured when the  $\Delta\Sigma$  ADC is in free-running mode (CHL is disabled) and a 100mV<sub>p-p</sub> sinusoid is added to the 1.5V supply. It remains above 95dB up to 1kHz (Figure 4.20).




Figure 4.16. Measured current sensing gain error at different ambient temperature.




Figure 4.17. Measured offset over ICMR without CHL (top) and with CHL (bottom).




Figure 4.18. Measured histograms of offset and CMRR without CHL (top) and with CHL (bottom).




Figure 4.19. Measured PSRR at DC.




Figure 4.20. Measured PSRR over frequency.

The performance of the sensor is summarized in Table 4.1. Its energy efficiency, like that of a temperature sensor, can be expressed in terms of a resolution figure-of-merit (FOM) [11]. Compared to other fully integrated current sensors [4], [12-13], this design achieves 10x better energy efficiency, the lowest gain error at room temperature, and comparable gain error over the industrial temperature range.

Table 4.1 Performance summary.

	<b>This work</b>	JSSC 17 [4]	LT2947 [12]	INA260 [13]
I-range	<b>±4A</b>	±5A	±30A	±10A
Temperature range	<b>-40-85°C</b>	-55-85°C	-40-85°C	-40-125°C
Shunt	<b>10mΩ</b>	10mΩ	300μΩ	2mΩ***
Input CM range	<b>0-25V</b>	0-0.75V	0-15V	0-36V
Gain error (25°C)	<b>0.05%</b>	0.1%	0.75%	0.15%
Gain error (-40-85°C)	<b>0.9%</b>	0.3%	1%	0.5%
Offset	<b>40μA</b>	4μA	9mA	5mA
Resolution	<b>150μA</b>	200μA	3mA	1.25mA
Conversion time	<b>2ms</b>	10ms	100ms	8.2ms
Supply voltage	<b>1.5-2V</b>	1.3-1.7V	4.5-15V	2.7-5.5V
Supply current	<b>10.9μA</b>	13μA	9mA**	310μA
Polynomial Calibration	<b>No</b>	Yes	Yes	No
FOM*	<b>0.74fJ·A<sup>2</sup></b>	<b>7.8fJ·A<sup>2</sup></b>	--	--

\* FOM = (Energy / Conversion) × Resolution<sup>2</sup>

\*\* Includes the power of current-sense ADC, voltage-sense ADC, temp. sensor and digital circuitry

\*\*\* Uses a customized low-TC shunt

## 4.2 Current Sensor II Based on A Hybrid Temperature Compensation Scheme

### 4.2.1 System-Level Architecture and Shunt Implementation

Figure 4.21 shows the system architecture of the second design: current sensor II [2]. Compared to current sensor I, important differences are the use of a smaller shunt resistor  $R_s$  ( $\sim 1\text{m}\Omega$ ) based on a copper PCB trace, and the implementation of an on-chip temperature sensor (TS).

#### A. Shunt implementation

For rapid prototyping, a PCB trace is used to emulate a lead-frame shunt [4]. Compared to the use of an on-chip metal shunt [1], this does not cost silicon area, and enables a larger ( $\pm 12\text{A}$ ) current sensing range, which is 3x wider than [4]. Good thermal coupling and galvanic isolation are achieved by directly bonding the chip to the trace with electrically isolating glue. The HV ADC digitizes the voltage drop across the shunt  $V_s$  via Kelvin contacts S1 & S2 (Figure 4.22) with respect to a voltage reference  $V_{\text{PTAT}}$  generated from the RVG. Meanwhile, the TS senses the shunt's temperature, and its output  $\mu\text{T}$  is then used to correct the digitized shunt voltage  $\mu\text{I}$  with the help of a single 2<sup>nd</sup>-order polynomial.




Figure 4.21. System architecture of the sensor.




Figure 4.22. Bonding diagram of the chip.

## B. Hybrid analog/digital temperature compensation scheme

In [3-4], the shunt voltage  $V_s$  is digitized by an ADC with respect to a nearly temperature-independent bandgap reference. An on-chip TS then senses the shunt's temperature such that its temperature dependency can be compensated in the digital domain. Since copper has a relatively large temperature coefficient of resistance (TCR  $\sim 0.38\%/^{\circ}\text{C}$ ), the TS has to achieve an inaccuracy of less than  $0.5^{\circ}\text{C}$  in order not to become a dominant error source.

In this design, instead of a bandgap reference, a proportional-to-absolute-temperature (PTAT) voltage  $V_{PTAT}$  is employed as the ADC's reference [1]. Since the shunt resistance's temperature dependency is also roughly PTAT, it is effectively compensated by the TC of  $V_{PTAT}$ , thus realizing an analog TCS. However, since the shunt resistance's temperature dependency is not perfectly PTAT, there will still be some residual error. This can be modelled by a fixed 2<sup>nd</sup>-order polynomial and then digitally corrected with the help of the TS. Noting that the TC of this residual error is 8x less than that of copper, the inaccuracy of the TS can be relaxed for the same current sensing inaccuracy.

## 4.2.2 Circuit Implementation

### A. ADC

The ADC used in this design is identical to the one used in current sensor I and so will not be described here.

### B. RVG and TS

Figure 4.23 shows the schematic of the RVG and the TS. Two vertical NPN transistors are biased at a current density ratio of 7. The base-emitter voltage difference  $\Delta V_{BE}$  of two NPN transistors is PTAT, and is used as the ADC's reference  $V_{PTAT}$ . Dynamic element matching of the NPNs and CHL for TS are eliminated in this design due to the relaxed requirement on the TS inaccuracy. The current sources are chopped to suppress their  $1/f$  noise.

The TS digitizes the shunt's temperature by balancing  $\Delta V_{BE}$  against  $-V_{BE}/10$  [3]. When  $bsT$  is 0,  $C_{S3}$  ( $= 1pF$ ) samples  $+\Delta V_{BE}$  and when  $bsT$  is +1,  $C_{S4}$  ( $= 100fF$ ) samples  $-V_{BE}$ . This results in an average value of  $bsT$  ( $\mu T$ ) equal to  $\Delta V_{BE} / (\Delta V_{BE} + V_{BE}/10)$  ( $(\Delta V_{BE} + V_{BE}/10)$  generates a bandgap reference), which is a linear function of temperature.




Figure 4.23. Schematic of the RVG (left) and the TS (right).

### 4.2.3 Experimental Results

The sensor was fabricated in a  $0.18\mu m$  HV BCD CMOS technology with a core area of  $1.4mm^2$  (Figure 4.24). At room temperature, it draws  $13.8\mu A$  from a  $1.8V$  supply. At a  $200\text{-kHz}$  sampling frequency and for a conversion time of  $12.5ms$ , the ADC and TS achieve output noise of  $1.1\mu V_{rms}$  and  $10mK_{rms}$  respectively.




Figure 4.24. Chip photo.

Figure 4.25 shows the variation of the ADC's bit-stream average  $\mu I$  over temperature. For a constant input current (1A),  $\mu I$  varies by  $\pm 28\%$  from  $-40^\circ\text{C}$  to  $85^\circ\text{C}$  due to the large TCR of the copper shunt when the bandgap reference is used. This drops to  $\pm 3.5\%$  when the PTAT reference  $V_{\text{PTAT}}$  is used. Without the TCS, the sensor only achieves a gain error of 30% (1 sample) from  $-40^\circ\text{C}$  to  $85^\circ\text{C}$  (Figure 4.26). The use of a PTAT reference (analog TCS) reduces this to 3.8% (8 samples) (Figure 4.27), which is further reduced to 0.35% when the output of the ADC is digitally corrected (Figure 4.27). Each sensor is individually trimmed (at  $\sim 23^\circ\text{C}$  and 4A) to correct the spread of the shunt's nominal resistance. From  $-40^\circ\text{C}$  to  $85^\circ\text{C}$  and over a 25V input CM range (ICMR), the ADC exhibits a maximum offset of  $24\mu\text{V}$ , which drops below  $1\mu\text{V}$  after applying CHL (Figure 4.28). The measured inaccuracy of the TS is  $\pm 1.2^\circ\text{C}$  without trimming (Figure 4.29), which is quite relaxed (2.5x worse) compared to the TS used in [4].




Figure 4.25. Variation of  $\mu_l$  over temperature.




Figure 4.26. Current sensing gain error without TCS.




Figure 4.27. Current sensing gain error with only analog TCS.




Figure 4.28. Current sensing gain error with hybrid TCS.




Figure 4.29. Offset before CHL (blue) and after CHL (red) over temperature and ICMR.




Figure 4.30. Temperature sensing error.

The performance of the sensor is summarized in Table 4.2. Among high-side current sensors [1], [12-13], this design achieves the lowest gain error. Compared to [4] it achieves similar inaccuracy and 30x wider ICMR, by using a beyond-the-rails ADC and a hybrid TCS.

Table 4.2. Performance summary.

	ICMR	I range	$T_{Conv}$	Resolution	Gain error	Supply current
<b>This work</b>	<b>25V</b>	<b>±12A</b>	<b>12.5ms</b>	<b>1.1mA<sub>rms</sub></b>	<b>0.35%</b>	<b>13.8μA</b>
[1]	25V	±4A	2.5ms	150μA <sub>rms</sub>	0.9%	10.9μA
[4]	0.75V	±36A	18ms	200μA <sub>rms</sub>	0.3%	13μA
[12]	15V	±30A	100ms	3mA <sub>rms</sub>	1%	9mA**
[13]	36V	±10A	8.2ms	1.25mA <sub>rms</sub>	0.5%*	310μA

\* Uses a custom low-TC shunt

\*\*Includes the power of current-sense ADC, voltage-sense ADC, temp. sensor and digital circuitry

### 4.3 Conclusion

This chapter presents two integrated high-side current sensors based on shunt resistors made from different materials, on-chip metal layers and PCB copper traces. Based on their different temperature characteristics, two TCSs (analog TCS and hybrid TCS) are developed. The analog scheme eliminates the need for a temperature sensor while maintaining a moderate inaccuracy. The hybrid scheme achieves state-of-the-art inaccuracy with a much simpler temperature sensor. In addition, the beyond-the-rails ADC enables the direct digitization of the shunt voltage in the presence of large CM voltage and obviates the use of HV IAs. As a result, the two sensors achieve state-of-the-art power efficiency, as well as low gain error over the industrial temperature range.

## References

- [1] L. Xu *et al.*, "A  $\pm 4$ -A High-Side Current Sensor With 0.9% Gain Error From  $-40^{\circ}\text{C}$  to  $85^{\circ}\text{C}$  Using an Analog Temperature Compensation Technique," *IEEE J. Solid-State Circuits*, vol. 53, no. 12, pp. 3368-3376, Oct. 2018.
- [2] L. Xu *et al.*, "A  $\pm 12$ -A High-Side Current Sensor With 25 V Input CM Range and 0.35% Gain Error From  $-40^{\circ}\text{C}$  to  $85^{\circ}\text{C}$ ," *IEEE Solid-State Circuits Lett.*, vol. 1, no. 4, pp. 94-97, Jul. 2018.
- [3] S. H. Shalmany *et al.*, "A  $\pm 5$ A Integrated Current-Sensing System with  $\pm 0.3\%$  Gain Error and 16  $\mu\text{A}$  Offset from  $-55^{\circ}\text{C}$  to  $+85^{\circ}\text{C}$ ," *IEEE J. Solid-State Circuits*, vol. 51, no. 4, pp. 800–808, Apr. 2016.
- [4] S. H. Shalmany *et al.*, "A  $\pm 36$ -A Integrated Current-Sensing System With a 0.3% Gain Error and a 400- $\mu\text{A}$  Offset From  $-55^{\circ}\text{C}$  to  $+85^{\circ}\text{C}$ ," *IEEE J. Solid-State Circuits*, vol. 52, no. 4, pp. 1034-1043, Apr. 2017.
- [5] J. R. Black, "Mass Transport of Aluminum by Momentum Exchange with Conducting Electrons," in *Proc. 6th Annu. Rel. Phys. Symp.*, Nov. 1968, pp. 142–149.
- [6] A. W. Strong *et al.*, *Reliability Wearout Mechanisms in Advanced CMOS Technologies*. Hoboken, NJ, USA: Wiley, 2009.
- [7] S. Kasap, C. Koughia, and H. E. Ruda, *Springer Handbook of Electronic and Photonic Materials*. Cham, Switzerland: Springer, 2017.
- [8] A. von Glasow, A. H. Fischer and G. Steinlesberger, "Using the temperature coefficient of the resistance (TCR) as early reliability indicator for stressvoiding risks in Cu interconnects", in *Proc. IEEE IRPS*, pp. 126-131, 2003.
- [9] S. Song *et al.*, "A 430nW 64nV/ $\sqrt{\text{Hz}}$  Current-Reuse Telescopic Amplifier for Neural Recording Applications," in *Proc. IEEE BioCAS*, Nov. 2013, pp. 322–325.
- [10] A. Nagari *et al.*, "An 8 2.5 W 1%-THD 104 dB(A)-Dynamic-Range Class-D Audio Amplifier With Ultra-Low EMI System and Current Sensing for Speaker Protection," *IEEE J. Solid-State Circuits*, vol. 47, no. 12, pp. 3068-3080, Dec. 2012.
- [11] K. A. A. Makinwa, "Smart Temperature Sensors in Standard CMOS," *Procedia Engineering*, vol. 5, pp. 930–939, Sept. 2010.
- [12] LTC2947 datasheet, Analog Devices, <https://www.analog.com/media/en/technical-documentation/datasheets/LTC2947.pdf>.
- [13] INA260 datasheet, Texas Instruments, <https://www.ti.com/product/INA260>.

# 5. Conclusions and Future Work

The main objective of the work described in this thesis is the realization of fully integrated high-side current sensors with low cost and low power consumption. There are two main challenges that stand in the way of achieving this objective. The first is the design of HV interface circuits for high-side current sensing. Previous solutions either consumed too much power or occupied too much chip area. In this work, a beyond-the-rails ADC has been developed to directly digitize small shunt voltages in the presence of large CM voltages. It greatly simplifies the design of HV interface circuits by eliminating the need for HV IAs, thus reducing power consumption and chip area. The other challenge is the design of TCS. Previous solutions required a relatively accurate temperature sensor, thus increasing system complexity and power consumption. In this work, two temperature compensation schemes have been developed to obviate the need for a temperature sensor, or significantly relax its inaccuracy requirements. As a result, they reduce system complexity and lead to a significant improvement in energy efficiency.

## 5.1 Original Contributions

The main contributions of this work are listed below:

- An improved HV capacitively-coupled chopper has been realized. Compared to previous work [1], it can handle a 14x wider DM signal range ( $4.4V_{p-p}$  with a 5V supply for ADC I) while exhibiting lower leakage current. More protection circuits are also added to improve its robustness in the presence of large CM spikes.

- By using the improved chopper in their sampling front-ends, two beyond-the-rails ADCs were realized. Both achieve decent resolution (18-bit and 15-bit) while maintaining the beyond-the-rails capability ( $\pm 30V$  and  $29V$ ).
- The similarity between the TC of a PTAT voltage  $\Delta V_{BE}$  and the TCR of on-chip metal layers is exploited. Based on this, a simple analog temperature compensation scheme (TCS) is proposed to dramatically reduce the power consumption of the current sensor.
- By combining the analog TCS with the digital TCS, a hybrid TCS is created. It achieves similar inaccuracy (0.35%) as a fully digital TCS with a much simpler temperature sensor.

## 5.2 Future Work

The following issues would be interesting to explore in future work:

- Since the resolution of interface circuits is mainly limited by the  $kT/C$  noise of SC  $\Delta\Sigma$  ADC, a continuous-time  $\Delta\Sigma$  ADC [2-3] can be used as interface circuits to further improve the sensor's energy efficiency.
- As shown in chapter 4, the proposed analog TCS does not work well for copper-trace shunts or lead-frame shunts. Since they are usually made of copper alloys [4], their TCR will not be as ideally PTAT as that of pure copper [5]. For such shunts, the temperature dependency of the reference voltage can be adjusted by combining  $\Delta V_{BE}$  with a scaled version of  $V_{BE}$ . In this way, a more generalized analog TCS can be implemented for shunt resistors that are made of both pure metals and alloys. However, since the temperature dependency of  $V_{BE}$  has more spread than  $\Delta V_{BE}$ , its effect on current sensing inaccuracy still needs to be investigated.

## References

- [1] Q. Fan *et al.*, "A Capacitively Coupled Chopper Instrumentation Amplifier with a  $\pm 30\text{V}$  Common-Mode Range, 160dB CMRR and  $5\mu\text{V}$  Offset," *ISSCC Dig. Tech. Papers*, pp. 74-76, Feb. 2012.
- [2] H. Chandrakumar, *et al.*, " A 15.2-ENOB 5-kHz BW 4.5- $\mu\text{W}$  Chopped CT  $\Delta\Sigma$ -ADC for Artifact-Tolerant Neural Recording Front Ends," *IEEE J. Solid-State Circuits*, vol. 53, no. 12, pp. 3470-3483, Dec. 2018.
- [3] H. Jiang *et al.*, "A  $4.5\text{nV}/\sqrt{\text{Hz}}$  Capacitively Coupled Continuous-time Sigma-Delta Modulator with An Energy-efficient Chopping Scheme", *IEEE Solid-State Circuits Lett.*, vol. 1, no. 1, pp. 18-21, Jan. 2018.
- [4] J. F. Breedis, P. Y. Chia and Y. Goh, "Electronic Packaging: Lead Frame Materials", Reference Module in Materials Science and Materials Engineering, Elsevier, 2017.
- [5] S. Kasap, C. Koughia, and H. E. Ruda, Springer Handbook of Electronic and Photonic Materials. Cham, Switzerland: Springer, 2017.



# Summary

This thesis describes the design and implementation of integrated high-side current sensors for IoT applications. As explained in chapter 1, the main challenges are the need to achieve low power, low cost and low area while maintaining a reasonably low gain error. To meet them, the focus of this thesis is on (1) the design of precision HV interface circuitry that does not need a HV supply, and (2) the design of energy-efficient temperature compensation schemes that enable the integration of shunt resistors with CMOS circuitry. Several new techniques at both system-level and circuit-level have been proposed and their effectiveness is verified in two prototypes.

An integrated shunt-based current sensor consists of an interface circuit, a shunt resistor and a temperature compensation scheme. Chapter 2 gives an overview of these three elements. It first describes two sensing configurations: low-side sensing and high-side sensing, followed by a discussion of their pros and cons. High-side sensing is favored because of its ability to avoid the ground disturbance and detect the high load current caused by accidental shorts. However, it makes the design of the HV interface circuitry more challenging, as this must accurately and safely extract weak differential signals in the presence of large CM voltages. Several existing solutions are reviewed. However, these either consume too much power or occupy large silicon area. This observation leads to the first challenge addressed by this thesis: the design of power-efficient and compact HV circuitry for high-side current sensing.

In the two prototypes described in this thesis, low-cost shunt resistors based on the metal layers of a CMOS process, or the lead-frame of a standard plastic package were used. However, both of them suffer from a large temperature coefficient of resistance (TCR) ( $>0.3\%/^{\circ}\text{C}$ ), and so a temperature compensation scheme is necessary to achieve reasonable low inaccuracy. Two types (analog and digital) of temperature compensation schemes are reviewed. Analog ones achieve poor ( $>1\%$ ) inaccuracy while digital ones need a dedicated temperature sensor and a rather complex calibration process. This leads to the second challenge that this thesis addresses: the design of temperature compensation schemes that are low power and easy to use, while still achieving reasonable low inaccuracy.

Chapter 3 discussed the design and implementation of two beyond-the-rails ADCs. In order to accurately sample differential signals in the presence of large CM voltages, an improved HV capacitively-coupled chopper was designed. Based on this design, two prototype ADCs were implemented in HV BCD technologies. Both designs achieve a wide ICMR ( $>25\text{V}$ ), high resolution ( $>15\text{bit}$ ) and low offset ( $<150\mu\text{V}$ ) while operating from a low-voltage supply ( $\leq 5\text{V}$ ). This beyond-the-rails capability together with high precision enables the direct digitization of small shunt voltages in a high-side sensing configuration, thus eliminating the need for additional HV IAs and reducing the power consumption of the HV interface circuits.

Chapter 4 describes two high-side current sensors based on two types of integrated shunt resistors: metal shunt and copper trace shunt. To match their respective TCRs, an analog temperature compensation scheme was developed for the metal shunt, while a hybrid temperature

compensation was developed for the copper trace shunt. These schemes achieve low inaccuracy ( $<1\%$ ) without using a temperature sensor (analog scheme), or using one with significantly relaxed inaccuracy requirements. In combination with the beyond-the-rails ADC described in the previous chapter, two integrated high-side current sensors were realized. They both achieve state-of-the-art power efficiency, as well as low ( $<1\%$ ) gain inaccuracy over the industrial temperature range.

Finally, chapter 5 lists the main findings of this thesis. Some recommendations for future work are presented. These include: (1) the need to develop versatile analog temperature compensation scheme to match the TCRs of a variety of shunt resistor; (2) the exploration of continuous-time readout circuits to further improve power efficiency.



# Samenvatting

Dit proefschrift behandelt het ontwerp en de implementatie van geïntegreerde high-side stroomsensoren voor IoT toepassingen. Zoals beschreven in hoofdstuk 1 zijn de voornaamste uitdagingen het realiseren van laagvermogen, lage kosten en een laag oppervlak met behoud van een goede nauwkeurigheid. Om aan deze eisen te voldoen, ligt de focus van dit proefschrift op (1) het ontwerp van precisie HV-interfaceschakelingen die geen HV-voeding nodig hebben en (2) het ontwerp van energie-efficiënte temperatuurcompensatieschema's. Deze schema's zorgen voor de integratie van de shuntweerstand met de CMOS-schakeling. Zowel op systeem- en circuitniveau zijn er enkele nieuwe technieken voorgesteld en de effectiviteit hiervan is geverifieerd met twee prototypes.

Een op shunt gebaseerde geïntegreerde stroomsensor bestaat uit een interfacecircuit, een shuntweerstand en een temperatuurcompensatieschema. Een overzicht van deze drie elementen is gegeven in hoofdstuk 2. Dit hoofdstuk beschrijft eerst twee detectieconfiguraties: detectie aan de low-side en aan de high-side, gevolgd door een discussie met de voor- en nadelen hiervan. Detectie aan de high-side heeft de voorkeur, vanwege het vermogen om verstoring van de grond te vermijden en de hoge belasting stroom die wordt veroorzaakt door onbedoelde kortsluitingen te detecteren. Echter maakt dit het ontwerp van de HV-interfaceschakeling uitdagender, doordat het in aanwezigheid van grote CM spanningen veilig en nauwkeurig zwakke signalen moet extraheren. Verschillende bestaande oplossingen worden beoordeeld, echter verbruiken deze te veel stroom

verbruiken of bezetten ze een te groot siliciumoppervlak. Daarom is de eerste uitdaging die in dit proefschrift is behandeld het ontwerpen van energiezuinige en compacte HV-circuits voor high-side stroomdetectie.

Er zijn twee verschillende prototypen beschreven, in de eerste is gebruik gemaakt van goedkope shuntweerstanden die gebaseerd zijn op de metaallagen van een CMOS-proces en in de tweede is het lead-frame van een standaard plastic verpakking gebruikt. Echter hebben beide een grote temperatuurweerstandscoefficiënt (TCR) ( $> 0.3\%/^{\circ}\text{C}$ ), waardoor een temperatuurcompensatieschema nodig is om een redelijke nauwkeurigheid te bereiken. Daarnaast zijn er twee soorten temperatuur compensatieschema's beoordeeld, namelijk een analoge en een digitale. Analoge schema's hebben een slechte nauwkeurigheid ( $> 1\%$ ), terwijl digitale schema's afhankelijk zijn van een goede temperatuursensor en een vrij complex kalibratieproces. Dit leidt tot de tweede uitdaging die is beschreven in dit proefschrift, namelijk het ontwerpen van temperatuurcompensatieschema's die een laag vermogen hebben en daarnaast gemakkelijk te gebruiken zijn, terwijl ze ook nog een redelijke nauwkeurigheid bereiken.

Hoofdstuk 3 beschrijft het ontwerp en de implementatie van twee beyond-the-rails ADC's. Om differentiële signalen nauwkeurig te bemonsteren in de aanwezigheid van grote CM-spanningen, is een verbeterde HV capaciteef-gekoppelde chopper ontworpen. Op basis van dit ontwerp zijn er twee prototype ADC's geïmplementeerd in HV BCD technologieën. Beide ontwerpen bereiken een brede ICMR ( $> 25\text{ V}$ ), een hoge resolutie ( $> 15\text{ bit}$ ) en een lage offset ( $< 150\text{ }\mu\text{V}$ ), terwijl ze werken op een laagspanningsvoeding ( $\leq 5\text{ V}$ ). Dit beyond-the-rails vermogen in combinatie met de hoge precisie maakt de directe digitalisering van

kleine shuntspanningen in een high-side detectieconfiguratie mogelijk. Hierdoor wordt de noodzaak van aanvullende HV IA's geëlimineerd en is het energieverbruik van de HV-interfacecircuits verminderd.

Hoofdstuk 4 beschrijft twee high-side stroomsensoren met twee verschillende geïntegreerde shuntweerstand: een metalen shunt en een koperen traceer shunt. Om de TCR's te evenaren, is er voor de metalen shunt een analoog temperatuurcompensatieschema ontwikkeld, terwijl er voor de koperen traceer shunt een hybride temperatuurcompensatie is ontwikkeld. Deze schema's bereiken een goede nauwkeurigheid (<1%) zonder gebruik te maken van een temperatuursensor (analoog schema), of gebruiken er een met aanzienlijk versoepelde nauwkeurigheidsvereisten. In combinatie met de beyond-the-rails ADC beschreven in het vorige hoofdstuk, zijn er twee geïntegreerde high-side stroomsensoren gerealiseerd. Ze bereiken allebei de modernste energie-efficiëntie en een lage (<1%) onnauwkeurigheid over het industriële temperatuurbereik.

Het laatste hoofdstuk beschrijft de belangrijkste bevindingen van dit proefschrift. Daarnaast zijn er enkele aanbevelingen voor toekomstig werk gepresenteerd zoals (1) de noodzaak om een veelzijdig analoog temperatuurcompensatieschema te ontwikkelen dat past bij de TCR's van verschillende shuntweerstand; en (2) het onderzoeken van het gebruik van continue-tijd- uitleescircuits om de energie-efficiëntie verder te verbeteren.



# Acknowledgments

Looking back on my PhD journey (about four and half years) at the Electronic Instrumentation Laboratory of Delft University of Technology, it has been the most productive and challenging period of time in my life so far. I am deeply grateful to many people who helped me during those years. Without your support, this thesis would not have come into existence.

First of all, I would like to thank my promotor and supervisor, Kofi Makinwa, for his trust in me and all the support along this journey. The offer letter I received in the summer of 2013 completely changed my life path, and also started this whole journey. Except for being a supervisor, Kofi is also a great teammate. When Maxim decided to call off my initial PhD project, his continuous support calmed me down and we managed to make a smooth and successful transition. I have benefited a lot not only from our inspiring technical and non-technical discussions but also his strong leadership and work ethic.

Next, I would like to thank my daily supervisor Han Huijsing for his devoted efforts and guidance. Although Han has already retired for many years when I started my PhD, he never missed our weekly meetings. I still remember that we were reviewing the layout for my first tape-out on a Saturday morning. It has been a great honor to work with him and his life-long passion for analog design will inspire me for the rest of my life.

I am grateful to all staff members who make Electronic Instrumentation Laboratory a great and fun place to work. Many thanks go to Zuyao for his great support in chip-bonding and measurement setup, Lukas for reviewing my amateur PCB designs, and Joyce for all the administrative support.

Furthermore, I would like to thank my former colleagues in precision analog group: Jan, Pierluigi, Burak, Junfeng, Sining, Lorenzo, Ugur, Cagri, Bahman, Thije, Yixuan, Vincent, Kia, Qinwen, Yanquan, Said and Fabio, for their valuable feedback and suggestions from many group meeting and design reviews. Especially Saleh and Qinwen, their excellent work lays a solid foundation for my PhD project. My gratitude also goes to other fellow researchers in the EI lab, Pelin, Xiaoliang, Fei, Yang, Accel, Hui, Guijie, Michele, Weihan, Douwe, Chao, Zhao and Eunchul for all the interesting discussions and help.

In addition, I would like to thank all my friends, in particular, Zeyu, Ruiming, Yongjia, Yu, Zhijie, Xinyuan, Feifei, Momo, and Qile for all the great time we spent together.

Finally, I would like to give my deep gratitude to my parents for their selfless love, and my wife Mengting for her sacrifice, unconditional support and understanding.

*Long Xu*

*Tokyo, July 2020*

# List of Publications

## Journal papers:

[1] L. Xu, J. H. Huijsing, K. A. A. Makinwa, "A  $\pm 4$ -A High-Side Current Sensor With 0.9% Gain Error From  $-40^{\circ}$  C to  $85^{\circ}$  C Using an Analog Temperature Compensation Technique," *IEEE J. Solid-State Circuits*, vol. 53, no. 12, pp. 3368-3376, Oct. 2018.

[2] L. Xu, S. H. Shalmany, J. H. Huijsing, K. A. A. Makinwa, "A  $\pm 12$ -A High-Side Current Sensor With 25 V Input CM Range and 0.35% Gain Error From  $-40^{\circ}$  C to  $85^{\circ}$  C," *IEEE Solid-State Circuits Lett.*, vol. 1, no. 4, pp. 94-97, Jul. 2018.

## Conference papers:

[1] L. Xu, J. H. Huijsing and K. A. A. Makinwa, "A  $\pm 4$ A high-side current sensor with 25V input CM range and 0.9% gain error from  $-40^{\circ}$ C to  $85^{\circ}$ C using an analog temperature compensation technique", *IEEE ISSCC Dig. Tech. Papers*, pp. 324-325, Feb. 2018.

[2] L. Xu, B. Gonen, Q. Fan, J. H. Huijsing and K. A. A. Makinwa, "A 100dB SNR ADC with  $\pm 30$ V input common-mode range and  $8\mu$ V offset for current sensing applications ", *IEEE ISSCC Dig. Tech. Papers*, pp. 90-91, Feb. 2015.

[3] L. Xu, J. H. Huijsing and K. A. A. Makinwa, "A 10-kHz-BW 93.7dB-SNR chopped  $\Delta\Sigma$  ADC with 30V input CM range and 115dB CMRR at 10kHz", *Proc. IEEE Asian Solid-State Circuits Conf. (A-SSCC)*, pp. 49-52, Nov. 2017.

[4] L. Xu, J. H. Huijsing and K. A. A. Makinwa, "A  $12\mu$ W NPN-based temperature sensor with a  $18.4\text{pJ K}^2$  FOM in  $0.18\mu\text{m}$  BCD CMOS", *in Proc. IEEE IWASI*, pp. 180-182, 2017.



## About the Author



**Long Xu** received the B.Eng. degree in electronic engineering from Lanzhou University, Gansu, China, in 2010, and the M.Sc. degree in integrated-circuits design from the Institute of Electronics, Chinese Academy of Sciences, China in 2013. From 2013 to 2018, He worked as a Ph.D. candidate in the Electronic Instrumentation Laboratory, Delft University of Technology, Delft, The Netherlands. He joined in Dialog Semiconductor in 2018, and subsequently Apple in 2019 as an analog designer.